EEWORLDEEWORLDEEWORLD

Part Number

Search

8N3Q001LG-0012CDI8

Description
IC osc clock QD freq 10clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size63KB,10 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

8N3Q001LG-0012CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N3Q001LG-0012CDI8 - - View Buy Now

8N3Q001LG-0012CDI8 Overview

IC osc clock QD freq 10clcc

Default Frequency and VCXO Pull Range
Order Information for Ceramic 5x7 Devices
ORDERING INFORMATION
Ordering Information for FemtoClock
®
NG Ceramic-Package XO and VCXO Products
The programmable VCXO and XO devices support a variety of
devices options such as the output type, number of default frequen-
cies, internal crystal frequency, power supply voltage, ambient
temperature range and the frequency accuracy. The device options,
default frequencies and VCXO pull range must be specified at the
time of order and are programmed by IDT before the shipment. Table
1 specifies the available order codes including the device options.
Table 2 to table 4 specify the default frequency configurations.
Example part number: order code 8N3QV01FD-0001CDI specifies a
programmable, quad default-frequency VCXO with a voltage supply
of 2.5V, a LVPECL output, a
50
ppm crystal frequency accuracy,
contains a 114.285MHz internal crystal as frequency source,
industrial temperature range, a lead-free (6/6 RoHS) 10-lead ceramic
5mm x 7mm x 1.55mm package and is factory-programmed to the
default frequencies of 100, 122.88, 125 and 156.25MHz and to the
VCXO pull range of min.
100
ppm. The default frequency
configuration is found in table 1.
Other default frequencies and order codes are available from IDT on
request.
Look up default frequencies from tables 2, 3 and 4 by using the
left-most frequency column for single-frequency devices, the two
left-most columns for dual and all four columns for quad-frequency
devices, respectively.
Table 1. Order Codes
8N X
X
XXX X X - dddd XX X
X
Shipping Package
8:
Tape & Reel
(no letter): Tray
Ambient Temperature Range
“I”: Industrial: (T
A
= -40°C to 85°C)
(no letter) : (T
A
= 0°C to 70°C)
Package Code
CD:
Lead-Free, 6/10-lead ceramic 5mm x 7mm x 1.55mm
Number of Default Frequencies
S:
1: Single
D:
2: Dual
Q:
4: Quad
Default-Frequency and VCXO Pull Range
See
document
FemtoClock NG Ceramic-Package XO and VCXO
Ordering Product Information.
dddd
Part Number
Function #Pins
001
003
V01
V03
V75
V76
V85
085
270
271
272
273
XO
XO
VCXO
VCXO
VCXO
VCXO
VCXO
XO
XO
XO
XO
XO
10
10
10
10
6
6
6
6
6
6
6
6
OE fct. at
pin
OE@2
OE@1
OE@2
OE@1
OE@2
nOE@2
OE@1
OE@1
OE@2
nOE@2
nOE@1
Die Revision
G
Option Code (Supply Voltage and Frequency-Stability)
A:
V
CC
= 3.3V±5%, ±100ppm
B:
V
CC
= 2.5V±5%, ±100ppm
E:
V
CC
= 3.3V±5%, ±50ppm
F:
V
CC
= 2.5V±5%, ±50ppm
K:
V
CC
= 3.3V±5%, ±20ppm
L:
V
CC
= 2.5V±5%, ±20ppm
Last digit =
L:
configuration pre-programmed and not changable
0000
to
0999
1000
to
1999
2000
to
2999
f
XTAL
(MHz)
114.285
100.000
PLL feedback
Fractional
Integer
Fractional
Use for
VCXO, XO
XO
XO
Table
2
3
4
FemtoClock NG
I/O Identifier
0:
LVCMOS
3:
LVPECL
4:
LVDS
REVISION 24 MARCH 28, 2012
1
©2012 Integrated Device Technology, Inc.
About serial port DMA sending problem
I am using the TM4C129ENCPDT chip. When I need to use the serial port DMA to send, why does the program freeze when we enable the serial port DMA sending function and the serial port sending interrupt...
毛屋堂 Microcontroller MCU
A simple way to implement TCP/IP protocol on ARM logic
With the continuous expansion of the application scope of embedded systems and the increasing popularity of network applications, more and more embedded systems need to support network functions. TCP/...
eeleader Microcontroller MCU
Effect of shear stress on iron loss of grain-oriented silicon steel sheets
Effect of shear stress on iron loss of grain-oriented silicon steel sheets Effect of scissional stress on loss of grain-oriented silicon steel sheetAs we all know, grain-oriented silicon steel sheets ...
fighting Analog electronics
In Verilog HDL, since while, repeat, and forever statements cannot be synthesized, what is their use?
Can anyone lend a hand? I am a novice and I really don't understand: In Verilog HDL, since while, repeat, and forever statements cannot be synthesized, what are they for? Also, I want to write a small...
pengwenxue FPGA/CPLD
How to modify component parameters in WEBENCH design?
[i=s]This post was last edited by dontium on 2014-6-30 18:10[/i] In the power supply--DCDC design of WEBENCH, when you open the circuit diagram, as shown in the figure, it prompts you to click to modi...
dontium Analogue and Mixed Signal
A trillion times, who cares?
[size=5][b]I saw a product news today - Fujitsu Semiconductor launches 1Mb FRAM memory device that can be erased and written 1 trillion times. 1 trillion times, 1Mb... very strong contrasting data. We...
frankuly RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1920  2200  2236  1973  856  39  45  46  40  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号