EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001KG-0135CDI8

Description
IC osc clock QD freq 10clcc
Categorysemiconductor    Analog mixed-signal IC   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

8N4Q001KG-0135CDI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001KG-0135CDI8 - - View Buy Now

8N4Q001KG-0135CDI8 Overview

IC osc clock QD freq 10clcc

Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
Things to note when configuring 4G router ports
Industrial 4G routers have multiple ports. Here are some precautions for configuring their synchronous serial ports and Ethernet ports.(1) Industrial 4G router port IP address configuration. Each port...
蓝先生 Industrial Control Electronics
What You Need to Know About CMRR - Operational Amplifiers
[align=left][color=#000000]I think about common mode rejection (CMRR) a lot, even outside of work! I am an avid high school football fan. When I watch the game at home on Saturdays, I am often interru...
fish001 Analogue and Mixed Signal
CDCE706 is configured to output 64M but no output, the output is 500K.
Urgent help, when input clock is 20M, Y3 port configuration selects PLL2, N=64, M=5, P=2, no matter how Y3 port is configured, there is no output, only 500Khz. At the same time, Y0, Y4, Y5 output 100M...
dkzhyx TI Technology Forum
PowerPCB Tutorial. Chinese
Very useful. Hope it helps you....
柏拉图永恒 PCB Design
Four major reasons for the heating of power modules
[p=null, 2, left][color=rgb(63, 63, 63)][font="][size=14px]When you touch the surface of the power module[color=#868686], it feels hot. Is the module broken? Wait a minute, it is a little hot, just be...
仪商城 Integrated technical exchanges
The SD card debugging of the board completely according to the battleship development board is not working, and the CMD0 command always returns 0xff
[img]data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAA/wAAAHxCAYAAADQoLcMAAAAAXNSR0IArs4c6QAAAARnQU1BAACxjwv8YQUAAAAJcEhZc wAADsMAAA7DAcdvqGQAAP+lSURBVHhe7P0JuK3LVdcL11pzzrX2Pv1JTk4a0px0RAwEldaGVoEPFeSC...
w472862133 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 279  286  1455  1054  2024  6  30  22  41  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号