EEWORLDEEWORLDEEWORLD

Part Number

Search

IDTADC1210S065HN-C18

Description
IC adc 12bit 1ch 65msps 40hvqfn
Categorysemiconductor    Analog mixed-signal IC   
File Size344KB,37 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Environmental Compliance  
Download Datasheet Compare View All

IDTADC1210S065HN-C18 Overview

IC adc 12bit 1ch 65msps 40hvqfn

ADC1210S series
Single 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps;
CMOS or LVDS DDR digital outputs
Rev. 03 — 2 July 2012
Product data sheet
1. General description
The ADC1210S is a single-channel 12-bit Analog-to-Digital Converter (ADC) optimized for
high dynamic performance and low power consumption at sample rates up to 125 Msps.
Pipelined architecture and output error correction ensure the ADC1210S is accurate
enough to guarantee zero missing codes over the entire operating range. Supplied from a
single 3 V source, it can handle output logic levels from 1.8 V to 3.3 V in CMOS mode
because of a separate digital output supply. It supports the Low Voltage Differential
Signalling (LVDS) Double Data Rate (DDR) output standard. An integrated
Serial Peripheral Interface (SPI) allows the user to easily configure the ADC. The device
also includes a programmable full-scale SPI to allow a flexible input voltage range from
1 V to 2 V (peak-to-peak). With excellent dynamic performance from the baseband to
input frequencies of 170 MHz or more, the ADC1210S is ideal for use in communications,
imaging and medical applications.
2. Features and benefits
SNR, 70 dBFS; SFDR, 86 dBc
Sample rate up to 125 Msps
12-bit pipelined ADC core
Clock input divided by 2 for less jitter
Single 3 V supply
Flexible input voltage range: 1 V (p-p) to
2 V (p-p)
CMOS or LVDS DDR digital outputs
Pin compatible with the ADC1410S
series and the ADC1010S series
Input bandwidth, 600 MHz
Power dissipation, 430 mW at 80 Msps
Serial Peripheral Interface (SPI)
Duty cycle stabilizer
Fast OuT-of-Range (OTR) detection
Offset binary, two’s complement, gray
code
Power-down and Sleep modes
HVQFN40 package
3. Applications
Wireless and wired broadband
communications
Spectral analysis
Ultrasound equipment
Portable instrumentation
Imaging systems
Software defined radio
®

IDTADC1210S065HN-C18 Related Products

IDTADC1210S065HN-C18 IDTADC1210S105HN-C1 IDTADC1210S065HN-C1 IDTADC1210S080HN-C18 IDTADC1210S125HN-C1 IDTADC1210S105HN-C18 IDTADC1210S125HN-C18 IDTADC1210S080HN-C1
Description IC adc 12bit 1ch 65msps 40hvqfn IC adc 12bit 1ch 105msps 40hvqfn IC adc 12bit 1ch 65msps 40hvqfn IC adc 12bit 1ch 80msps 40hvqfn IC adc 12bit 1ch 125msps 40hvqfn IC adc 12bit 1ch 105msps 40hvqfn IC adc 12bit 1ch 125msps 40hvqfn IC ADC 12BIT 1CH 80MSPS 40HVQFN
Rookie Speech
In STM32 GPIO, open-drain output and push-pull output, what are their respective applications? Why can't the output have internal pull-up control like AVR ? I see that push-pull output is used when co...
amos stm32/stm8
Invitation | Visit the Avnet Artificial Intelligence Cloud Exhibition, read useful information online, and win gifts!
Friends, Avnet AI Cloud Exhibition is now online! The two-month exhibition will bring you a technical feast of artificial intelligence and machine learning. Through the exhibition, you will learn abou...
EEWORLD社区 Embedded System
The influence of reactive power and the harm of harmonics
1. The influence of reactive power   (1) The increase of reactive power will lead to the increase of current and apparent power, thus increasing the capacity of generators, transformers and other elec...
eeleader Industrial Control Electronics
About the problem of MSP430 power off and power on
I use MSP430f2132 + NRF905 to send data. The data transmission is normal in debugger mode and it is also normal to exit from debugger mode during operation. After exiting from debugger mode and poweri...
wking Microcontroller MCU
Can anyone help me with the steps to create a file on the SD card for the ControlPanel example? (de1-soc)
As the title says, I want to add my own device to control GPIO0, 1 on this example screen. According to Terasic's tutorial, it seems that I have to regenerate the devicetree file socfpga.dtb on the ca...
dingfutuo FPGA/CPLD
Problems with fsdb exceeding 2g
It seems that the fsdb file cannot exceed 2G. The problem is that I have a simulation case with a large amount of data , and I want to see the wrong waveform, what should I do? Is there any way to div...
eeleader-mcu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2016  2396  277  2158  2809  41  49  6  44  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号