8N4Q001LG-2163CDI8 datasheet, PDF

Datasheet> All Categories > semiconductor> Analog mixed-signal IC> 8N4Q001LG-2163CDI8

8N4Q001LG-2163CDI8: DescriptionIC osc clock QD freq 10clcc; Categorysemiconductor Analog mixed-signal IC; File Size163KB，20 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

8N4Q001LG-2163CDI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8N4Q001LG-2163CDI8	-	-	View	Buy Now

8N4Q001LG-2163CDI8 Overview

IC osc clock QD freq 10clcc

Preview

Download Datasheet

View All

Quad-Frequency Programmable XO IDT8N4Q001 REV G

DATA SHEET

General Description

The IDT8N4Q001 is a Quad-Frequency Programmable Clock

Oscillator with very flexible frequency programming capabilities. The

device uses IDT’s fourth generation FemtoClock® NG technology for

an optimum high clock frequency and low phase noise performance.

The device accepts 2.5V or 3.3V supply and is packaged in a small,

lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.

Besides the four default power-up frequencies set by the FSEL0 and

FSEL1 pins, the IDT8N4Q001 can be programmed via the I

interface to output clock frequencies between 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz to a very high degree of

precision with a frequency step size of 435.9Hz ÷

(N is the PLL

output divider). Since the FSEL0 and FSEL1 pins are mapped to four

independent PLL divider registers (P, MINT, MFRAC and N),

reprogramming those registers to other frequencies under control of

FSEL0 and FSEL1 is supported. The extended temperature range

supports wireless infrastructure, telecommunication and networking

end equipment requirements.

Features

•

Fourth generation FemtoClock® NG technology

Programmable clock output frequency from 15.476MHz to

866.67MHz and from 975MHz to 1,300MHz

Four power-up default frequencies (see part number order

codes), re-programmable by I

C programming interface for the output clock frequency and

internal PLL control registers

Frequency programming resolution is 435.9Hz ÷N

One 2.5V, 3.3V LVDS clock output

Two control inputs for the power-up default frequency

LVCMOS/LVTTL compatible control inputs

RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps

(typical), integer PLL feedback configuration

RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps

(typical), integer PLL feedback configuration

Full 2.5V or 3.3V supply modes

-40°C to 85°C ambient operating temperature

Available in Lead-free (RoHS 6) package

Block Diagram

OSC

XTAL

÷MINT,

MFRAC

FSEL1

FSEL0

SCLK

SDATA

Pulldown

Pullup

Pin Assignment

÷P

PFD

LPF

FemtoClock® NG

VCO

1950-2600MHz

÷N

Q

DNU 1

OE 2

GND 3

FSEL0 4

FSEL1 5

10 SCLK

9 SDATA

8 V

7 nQ

6 Q

Configuration Register (ROM)

(Frequency, APR, Polarity)

C Control

IDT8N4Q001

10-lead ceramic 5mm x 7mm x 1.55mm

package body

CD Package

Top View

IDT8N4Q001GCD

REVISION A

MARCH 6, 2012

Recommended Resources

Differential bridge amplifier circuit diagram

8-bit digital LCD display driver circuit

Commonly used non-sinusoidal oscillator circuits, waveforms and frequency calculation formulas - pulse wave oscillator - single-junction transistor intermittent oscillator

Dual power supply voltage regulator circuit diagram

Electrician scale electrical schematic circuit (3)

DAC circuit functional block diagram

Analysis of the employment situation of electronic information engineering major: Analysis of the employment situation of electronic information engineering majors In recent years, the supply and demand of IT, information and electronics graduates have generally remained stable, an...; 五月的咸鱼 MCU

Help: Several issues with synthesizable Verilog code: I used Verilog to write synthesizable code, but after synthesis I found that the function was not correct. I would like to ask: 1. Can there be different sensitive signals in the synthesizable Verilog...; eeleader FPGA/CPLD

How to prevent CE from entering sleep mode and keep it online all the time?: How can I prevent CE from entering sleep mode? Which registry entry do I need to change?...; 52FY Embedded System

Quick knot~~~: ...; baiyun555 Embedded System

How to adjust the size of the soft keyboard interface when writing a SIP-based input method in WINCE: I wrote an input method based on SIP in WINCE. The default input method panel of SIP is too small. How can I adjust the size of the soft keyboard interface? Thank you. This is my first time writing ca...; sgb0321 Embedded System

PWM controller in DC-DC charger: I would like to inquire about a PWM controller model. This product is used in a DC-DC charger, with a 2000W solar panel as input to charge a 48V battery....; field Analogue and Mixed Signal

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components