B41042A3686M008 datasheet, PDF

B41042A3686M008: DescriptionCAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, NON-POLARIZED, 10V, 68uF, THROUGH HOLE MOUNT, RADIAL LEADED, ROHS COMPLIANT; CategoryPassive components capacitor; File Size363KB，23 Pages; ManufacturerEPCOS (TDK); Environmental Compliance

Download Datasheet Parametric View All

B41042A3686M008 Overview

CAPACITOR, ALUMINUM ELECTROLYTIC, NON SOLID, NON-POLARIZED, 10V, 68uF, THROUGH HOLE MOUNT, RADIAL LEADED, ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1432716283
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	0
capacitance	68 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
dielectric materials	ALUMINUM (WET)
leakage current	0.0204 mA
Manufacturer's serial number	B41042
Installation features	THROUGH HOLE MOUNT
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
Package shape	CYLINDRICAL PACKAGE
method of packing	AMMO PACK
polarity	NON-POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	10 V
ripple current	106.4 mA
surface mount	NO
Delta tangent	0.19
Terminal shape	WIRE

Single-ended

Aluminum electrolytic capacitors

Series/Type:

B41042

The following products presented in this data sheet are being withdrawn.

Ordering Code

B41042*

Substitute Product

Date of Withdrawal

2013-02-22

Deadline Last Orders

2013-09-30

Last Shipments

2014-03-31

For further information please contact your nearest EPCOS sales office, which will also support you in selecting a suitable substitute. The

addresses of our worldwide sales network are presented at www.epcos.com/sales.

【Low Power】Application Design of High-Speed and Low-Power FPGA: ...; 常见泽1 FPGA/CPLD

[AN-776 Application Note] Dual-Channel AD9981 Design Guidelines for UXGA Solutions: Introduction: With the AD9981, pixel clock rates exceeding 11-MHZ can be achieved using a two-chip "ping-pong" configuration....; EEWORLD社区 ADI Reference Circuit

xilinx FPGA LUT?: Does the LUT in Xilinx FPGA have a clock input pin?...; eeleader FPGA/CPLD

How to burn TMS320F28027 into FLASH using ccs5.2: How to burn TMS320F28027 into FLASH using ccs5.2...; jeffCXL DSP and ARM Processors

FPGA realizes digital tube counting: [i=s]This post was last edited by littleshrimp on 2021-12-18 15:52[/i]The function is similar to the counter in the mall where you can get a gold bar if you press the button for 10 seconds. Since ther...; littleshrimp Domestic Chip Exchange

Should we designers switch to management or sales in the future?: Should we designers switch to management or sales in the future?...; 阿中 Talking about work

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components