EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

RK73HW2HRTBK28R0F

Description
RES,SMT,THICK FILM,28 OHMS,200WV,1% +/-TOL,-100,100PPM TC,2010 CASE
CategoryPassive components    The resistor   
File Size608KB,2 Pages
ManufacturerKOA
Download Datasheet Parametric View All

RK73HW2HRTBK28R0F Overview

RES,SMT,THICK FILM,28 OHMS,200WV,1% +/-TOL,-100,100PPM TC,2010 CASE

RK73HW2HRTBK28R0F Parametric

Parameter NameAttribute value
Objectid1190634207
package instructionSMT, 2010
Reach Compliance Codeunknown
ECCN codeEAR99
YTEOL7.3
Other featuresANTI-SULFUR, IEC60115-8
structureRectangular
JESD-609 codee3
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.6 mm
Package length5 mm
Package formSMT
Package width2.5 mm
method of packingBULK
Rated power dissipation(P)0.75 W
Rated temperature70 °C
GuidelineAEC-Q200
resistance28 Ω
Resistor typeFIXED RESISTOR
size code2010
surface mountYES
technologyMETAL GLAZE/THICK FILM
Temperature Coefficient100 ppm/°C
Terminal surfaceMATTE TIN OVER NICKEL
Terminal shapeWRAPAROUND
Tolerance1%
Operating Voltage200 V
Qt Learning Road 43 QStringListModel
[p=22, null, left][color=#555555][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][color=#333333][backcolor=rgb(247, 247, 247)][font=Tahoma, Arial, Helvetica, sans-serif]In the previous chapter,...
兰博 Embedded System
It is said that students participate, but it mainly depends on the instructor
[i=s] This post was last edited by paulhyde on 2014-9-15 03:08 [/i] I feel that if you have a great instructor, you are halfway to success. It would be miserable for me to rely entirely on myself....
airqj Electronics Design Contest
Discussion: How to implement a small delay, such as 0.5ns, in FPGA?
1. If we use combinational logic, what synthesis and routing strategies can ensure the accuracy of the delay? 2. In addition, I just saw the description document, which said that the minimum phase shi...
eeleader FPGA/CPLD
FPGA Implementation of Digital Signal Processing
Classic Books...
zzggxx007 FPGA/CPLD
JR45 replaces serial port
I want to use JR45 to replace the serial port. It means two boards, the communication between the boards is made into a serial port, and the wiring is connected with a network cable, but not connected...
dule Embedded System
ADC and DAC Special Study 4 - Static Transfer Function of ADC and DAC
The most important thing to remember about both DACs and ADCs is that the input or output is a digital signal, so the signal is quantized. That is, an N-bit word represents one of 2N possible states, ...
七月七日晴 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2851  2698  1903  2622  1559  58  55  39  53  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号