Q105.0-S-32-50/50-T1-3OT-TR datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> Q105.0-S-32-50/50-T1-3OT-TR

Q105.0-S-32-50/50-T1-3OT-TR: DescriptionParallel - 3Rd Overtone Quartz Crystal,; CategoryPassive components Crystal/resonator; File Size3MB，2 Pages; ManufacturerJauch; Websitehttp://www.jauchusa.com/

Download Datasheet Parametric View All

Q105.0-S-32-50/50-T1-3OT-TR Overview

Parallel - 3Rd Overtone Quartz Crystal,

Q105.0-S-32-50/50-T1-3OT-TR Parametric

Parameter Name	Attribute value
Objectid	7302084526
package instruction	HC49/U, 2 PIN
Reach Compliance Code	compliant
YTEOL	6.15
Other features	AT-CUT; TR
Ageing	5 PPM/FIRST YEAR
Crystal/Resonator Type	PARALLEL - 3RD OVERTONE
Drive level	100 µW
frequency stability	0.005%
frequency tolerance	50 ppm
load capacitance	32 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	105 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
physical size	L10.8XB4.5XH13.0 (mm)/L0.425XB0.177XH0.512 (inch)
Series resistance	30 Ω
surface mount	NO

Preview

Download Datasheet

View All

Quartz Crystal · HC49/U

- Pin Type Crystal, 10.8 x 4.5 mm

- high frequency stability

- wave soldering temperature: 260 °C max.

- customized versions available, please ask

actual size

2011/65/EC

RoHS

RoHS compliant

Pb free

REACH

compliant

Conflict

mineral free

GENERAL DATA

TYPE

frequency range

S (HC49/U)

1.8432 ~ 40.0 MHz (fund. AT-cut)

20.0 ~ 105.0 MHz (3rd OT AT-cut)

50.0 ~ 175.0 MHz (5th OT AT-cut)

70.0 ~ 250.0 MHz (7th OT AT-cut)

frequency tolerance at 25 °C

load capacitance C

shunt capacitance C

storage temperature

drive level max.

aging

DIMENSIONS

13.0

±0.2

12.7 min.

4.5

±0.2

ESR (SERIES RESISTANCE RS)

frequency

in MHz

1.8432

2.0 ~ 2.999

3.0 ~ 3.499

3.57 ~ 6.999

7.00 ~ 12.999

13.0 ~ 40.000

20.0 ~ 29.999

30.0 ~ 105.00

50.0 ~ 175.00

70.0 ~ 250.00

vibration

mode

fund. - AT

3rd OT - AT

5th OT - AT

7th OT - AT

ESR max.

in ½

800

400

150

180

ESR typ.

in ½

400

150

±3 ppm ~ ±50 ppm

8 pF ~ 32 pF or series

< 7 pF

-55 °C ~ +125 °C

1.0 mW (100 µW recommended)

< ±5 ppm first year

TABLE 1: FREQUENCY STABILITY VS. TEMPERATURE

±3

ppm

±5

ppm



±10

ppm



±30

ppm

±50

ppm

±100

ppm

0 °C ~ +60 °C

-20 °C ~ +70 °C STD.

10.8

+0.25

10.0

±0.2

4.88

±0.2











-40 °C ~ +85 °C T1

-40 °C ~ +90 °C T4

-40 °C ~ +105 °C T2

-40 °C ~ +125 °C T3



standard



available

0.43

±0.03

in mm

MARKING

OPTION TABLE

frequency

company code / load capacitance

date code / internal code

= top pin

= middle pin

= tape and reel

= taped, ammo pack

KIS

= spacer

= isolation spacer

= lead length in mm

= plastic tray

ORDER INFORMATION

Quartz

frequency

1.8432 ~ 250.0 MHz

type

load capacitance

in pF

30 pF standard

12 pF ~ 32 pF

S for series

tolerance at

25 °C

±30 ppm std. > 1.8 MHz

±3 ppm ~±50 ppm on requ.

stability vs.

temp. range

> 3.5 MHz: stability see table,

on request

< 3.5 MHz: ±50 ppm

option

blank = -20 °C ~ +70 °C

T1 = -40 °C ~ +85 °C

T2 = -40 °C ~ +105 °C

T3 = -40 °C ~ +125 °C

T4 = -40 °C ~ +90 °C

FU = for fund. frequencies ≥ 20 MHz

3OT = 3rd overtone

5OT = 5th overtone

7OT = 7th overtone

other see option table

Example: Q 28.0-S-30-30/30-T1-FU-LF

(Suffix LF = RoHS compliant / Pb free pins)

25032019

info@jauch.com

Jauch Quartz GmbH • e-mail: info@jauch.de • full data can bedata can be found under:

full found under: www.jauch.com

All specifications are subject to change without notice

www.jauch.de | www.jauch.co.uk | www.jauch.fr | www.jauchusa.com

Recommended Resources

Single pulse signal generating circuit e

Double touch control switch circuit diagram

LR7 typical application circuit diagram

LM317/LM337 positive and negative voltage stabilized current expansion power supply circuit diagram

Three-way synchronous output switching regulated power supply

Optical transmission detection circuit

Can a capacitor connected in series under the source of the MOS tube reduce the capacitance of the MOS tube?: Can a capacitor be connected in series under the source of the MOS tube to reduce the capacitance of the MOS tube?...; 抛砖引玉 Power technology

Is the full set of resources for the DM6467 SEED development board good?: Is the full set of resources for the DM6467 SEED development board good?...; zswlh DSP and ARM Processors

Hardware Group: 80264307 IT Hardware Electronic Circuit Group welcomes you to join. Hardware experts and electronic circuit experts are welcome to spread hardware knowledge! !...; xiaohanfirst Embedded System

EVC Debugging Issues: I don't know why, I can download the image to the target board and start the operating system via the network cable, but I can't download and debug the application through KITL and CESH in EVC, and I ...; gutouabc123 Embedded System

Questions about wiring: I saw a right-angle antenna on a board and wondered: Do all antennas have to be routed at right angles? What should I pay attention to when routing antennas on a P board? What signals are connected to...; suoma PCB Design

Friends who are obsessed with 'operating system' technology please come in: I also have a strong interest in computer operating systems, but this difficult subject is not as simple as imagined, even though we are full of courage. I really hope to communicate with like-minded ...; liyz2169 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components