500P42N271KK3C datasheet, PDF - EEWORLD Datasheet

500P42N271KK3C: DescriptionCeramic Capacitor, Ceramic, 50V, 10% +Tol, 10% -Tol, NP0, -/+30ppm/Cel TC, 0.00027uF,; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

500P42N271KK3C Overview

Ceramic Capacitor, Ceramic, 50V, 10% +Tol, 10% -Tol, NP0, -/+30ppm/Cel TC, 0.00027uF,

Parameter Name	Attribute value
Objectid	864690806
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.3
capacitance	0.00027 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	14.986 mm
JESD-609 code	e0
length	37.91 mm
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
positive tolerance	10%
Rated (DC) voltage (URdc)	50 V
series	P(SMT)
Temperature characteristic code	NP0
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
width	22.098 mm

【X-Nucleo in-depth review】Received X-Nucleo-IDB04A1: Just post the picture, haha...; chen8710 stm32/stm8

Debugging programs in ARM's RAM: :victory: :victory:...; jxb01033016 ARM Technology

UCOS is confused about the problem: I have been looking at ucos recently, and there is one thing I don't understand, that is, how to use the interrupt of the microcontroller in ucos? The clock beat interrupt is written in assembly. Do a...; qirick Real-time operating system RTOS

Embedded systems and their application development: With the development of information technology, embedded systems have become a very hot topic in the current IT industry. Due to its high efficiency, low cost, high reliability, rich code, application...; boxin518 Embedded System

Verilog-A analog circuit behavior model and simulation: Verilog-A analog circuit behavior model and simulationArticle Category: Communication Power Supply Published on: 2005-2-14 Monday　　Zhu Zhangming, Zhang Chunpeng, Yang Yintang, Fu Yongchao 　　(Institute...; fighting Analog electronics

I would like to ask: When designing a PCB, what does the contact look like to be considered a good connection? !: I would like to ask: When designing a PCB, what does the contact look like to be considered a good connection? ! There is always a warning when compiling: [Warning] Sheet1.SchDoc Off grid at 14.32cmWh...; xzhspce PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components