EEWORLDEEWORLDEEWORLD

Part Number

Search

VJ03029-BP270AKM-C

Description
CAPACITOR, CERAMIC, MULTILAYER, 50 V, BP, 0.000027 uF, SURFACE MOUNT, 0402, CHIP, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size75KB,4 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

VJ03029-BP270AKM-C Overview

CAPACITOR, CERAMIC, MULTILAYER, 50 V, BP, 0.000027 uF, SURFACE MOUNT, 0402, CHIP, ROHS COMPLIANT

VJ03029-BP270AKM-C Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1688128727
package instruction, 0402
Reach Compliance Codecompliant
Country Of OriginIsrael
ECCN codeEAR99
YTEOL8.45
capacitance0.000027 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee4
Manufacturer's serial numberVJ
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance10%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, PUNCHED PAPER, 7 INCH
positive tolerance10%
Rated (DC) voltage (URdc)50 V
size code0402
surface mountYES
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceSilver/Palladium (Ag/Pd)
Terminal shapeWRAPAROUND
DSCC 03029
Vishay Vitramon
Surface Mount Multilayer Ceramic Chip Capacitors
DSCC Qualified Type 03029
FEATURES
US defense supply center approved
Federal stock control number, CAGE CODE 95275.
Available
Small case size (0402)
Stable BP, BR and BX dielectrics
RoHS*
COMPLIANT
Excellent aging characteristics
Lead (Pb)-free applied for “M” termination code
Tin/Lead “Z” termination code is available
Surface-mount, precious metal technology, wet build
process
ELECTRICAL SPECIFICATIONS
Note:
Electrical characteristics at + 25 °C unless otherwise specified.
Operating Temperature:
BP, BR, BX: - 55 °C to + 125 °C
Capacitance Range:
BP = 0.5 pF to 180 pF
BR = 100 pF to 3900 pF
BX = 100 pF to 3900 pF
Voltage Rating:
10 Vdc to 100 Vdc
Temperature Coefficient of Capacitance (TCC):
BP = 0 ± 30 ppm/°C from - 55 °C to + 125 °C with zero (0) Vdc
applied
BP = 0 ± 30 ppm/°C from - 55 °C to + 125 °C with 100 % rated Vdc
applied
BR = ± 15 % from - 55 °C to + 125 °C with zero (0) Vdc applied
BR = + 15 %, - 40 % from - 55 °C to + 125 °C with 100 % rated Vdc
applied
BX = ± 15 % from - 55 °C to + 125 °C with zero (0) Vdc applied
BX = + 15 %, - 25 % from - 55 °C to + 125 °C with 100 % rated Vdc
applied
Dissipation Factor (DF):
BP:
0.15 % max. at 1.0 V
rms
and 1 MHz for values
1000 pF
0.15 % max. at 1.0 V
rms
and 1 kHz for values > 1000 pF
BR and BX:
25 V ± 3.5 % max. at 1.0 Vrms and 1 kHz
50 V ± 2.5 % max. at 1.0 Vrms and 1 kHz
Made with a combination of design, materials and tight
process control to achieve very high field reliability
Aging Rate:
BP = 0 % maximum per decade.
BR, BX = 1 % maximum per decade
Insulation Resistance (IR):
At + 25 °C and rated voltage 100 000 MΩ minimum or
1000
ΩF,
whichever is less
At + 125 °C and rated voltage 10 000 MΩ minimum or
100
ΩF,
whichever is less
Dielectric Withstanding Voltage (DWV):
This is the maximum voltage the capacitors are tested for
a 1 to 5 second period and the charge/discharge current
does not exceed 50 mA
200 Vdc: DWV at 250 % of rated voltage
DIMENSIONS
PART ORDERING
NUMBER
VJ03029-
LENGTH
0.040 ± 0.004
[1.02 ± 0.10]
WIDTH
0.020 ± 0.004
[0.51 ± 0.10]
MAXIMUM
THICKNESS (T)
0.024
[0.61]
TERMINATION PAD
MINIMUM
0.004
[0.10]
MAXIMUM
0.016
[0.41]
ORDERING INFORMATION
VJ03029-
BX
102
B
DSCC DIELECTRIC CAPACITANCE DC VOLTAGE
NUMBER
NOMINAL CODE
RATING
1)
CASE
SIZE
0402
BP
BR
BX
Expressed in
picofarads (pF).
The first two
digits are
significant, the
third is a
multiplier. An “R”
indicates a
decimal point.
Examples:
101 = 100 pF
1R8 = 1.8 pF
Y = 16 V
Z = 25 V
A = 50 V
B = 100 V
J
CAPACITANCE
TOLERANCE
C = ± 0.25 pF
D = ± 0.5 pF
F=±1%
G=±2%
H=±3%
J=±5%
K = ± 10 %
NOTE:
C, D < 10 pF (BP)
F, G, H
10 pF (BP)
J, K
10 pF
(BP, BR, BX)
Z
TERMINATION
M = Palladium
silver
Z = Ni barrier with
tin/lead plate
min. 4 % lead
-
GROUP C TESTING
OPTION
C = Full Group C
L = 2000 hrs. life test only
M = 1000 hrs. life test only
H = Low voltage humidity
test only
- = Group A test only
T = 7" Reel Plastic tape
O = 7" Reel Paper tape
J = 7" Reel (low quantity)
R = 11 1/4" Reel Plastic tape
I = 11 1/4" Reel Paper tape
B = Bulk
T
PACKAGING
Note:
1. DC voltage rating should not be exceeded in application
* Pb containing terminations are not RoHS compliant, exemptions may apply
www.vishay.com
54
For technical questions, contact: mlcc.specials@vishay.com
Document Number 45042
Revision 14-Aug-07
Packaging issues of three-terminal color-changing light-emitting diodes. !
The models are 2EF302, 2EF312, 2EF322. . Can anyone help me find its size package. Is it the same size as a transistor? Is it OK to package it according to the transistor?...
mati1111 Embedded System
1602 Unable to display characters
I use a single-chip microcomputer to drive 1602, but the written data cannot be displayed. The coordinates are correct. But only a box can be displayed. No matter what I write, it is a box. Has anyone...
735978414a Electronics Design Contest
[Classic Show] LM386 Audio Amplifier Module
LM386 power supply voltage 4--12V, audio power 0.5w. LM386 audio amplifier is manufactured by NSC. Its power supply voltage range is very wide, up to 15V, consuming 4mA of static current. When the pow...
37°男人 Analogue and Mixed Signal
ARM experts please come in (recommend ARM9 development board)
I want to port LINUX2.6 to ARM9, and learn driver programming and system porting through this. Now I have the basics: I can understand the driver and the system. I also hope that those who pass by can...
ganggl ARM Technology
ADI laboratory circuit DIY---------Low power consumption and long distance ISM wireless measurement node
This solution uses ADUC7060 with ARM7 core and 24-bit ADC, and ADF7020 to realize wireless data transmission. For details, please refer to ADI's article: CN-0164. I looked for its information yesterda...
dontium ADI Reference Circuit
Regarding the problem that non-clock pins always appear in the pin planner
Phenomenon: The counting and frequency division method generates a clock ld1_clk, and then clock constraints are applied to the original clock clk_24 and the frequency division clock ld1_clk, but ld1_...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1940  240  281  1729  1720  40  5  6  35  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号