EEWORLDEEWORLDEEWORLD

Part Number

Search

1206GA391JA13A

Description
Ceramic Capacitor, Multilayer, Ceramic, 2000V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.00039uF, Surface Mount, 1206, CHIP
CategoryPassive components    capacitor   
File Size457KB,5 Pages
ManufacturerAVX
Download Datasheet Parametric View All

1206GA391JA13A Overview

Ceramic Capacitor, Multilayer, Ceramic, 2000V, 5% +Tol, 5% -Tol, C0G, 30ppm/Cel TC, 0.00039uF, Surface Mount, 1206, CHIP

1206GA391JA13A Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid7102388982
package instruction, 1206
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.08
capacitance0.00039 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.8034 mm
length3.3 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, 13 Inch
positive tolerance5%
Rated (DC) voltage (URdc)2000 V
size code1206
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal shapeWRAPAROUND
width1.6 mm
High Voltage MLC Chips
For 600V to 5000V Applications
High value, low leakage and small size are difficult parameters to obtain in capacitors for high voltage systems.
AVX special high voltage MLC chip capacitors meet these performance characteristics and are designed for
applications such as snubbers in high frequency power converters, resonators in SMPS, and high voltage
coupling/dc blocking. These high voltage chip designs exhibit low ESRs at high frequencies.
Larger physical sizes than normally encountered chips are used to make high voltage MLC chip products. Special
precautions must be taken in applying these chips in surface mount assemblies. The temperature gradient during
heating or cooling cycles should not exceed 4ºC per second. The preheat temperature must be within 50ºC of
the peak temperature reached by the ceramic bodies through the soldering process. Chip sizes 1210 and larger
should be reflow soldered only. Capacitors may require protective surface coating to prevent external arcing.
For 1825, 2225 and 3640 sizes, AVX offers leaded version in either thru-hole or SMT configurations (for details
see section on high voltage leaded MLC chips)
NEW 630V RANGE
HOW TO ORDER
1808
AVX
Style
0805
1206
1210
1808
1812
1825
2220
2225
3640
***
Notes:
A
Voltage
600V/630V = C
1000V = A
1500V = S
2000V = G
2500V = W
3000V = H
4000V = J
5000V = K
A
271
M
A
Test Level
A = Standard
1
Termination*
1 = Pd/Ag
T = Plated
2
Packaging
1 or 2 = 7” Reel
**
3 or 4 = 13” Reel
A
Special
Code
A = Standard
Temperature
Capacitance Code Capacitance
Tolerance
Coefficient
(2 significant digits
C0G: J = ±5%
NPO (C0G) = A
+ no. of zeros)
K = ±10%
X7R = C
Examples:
M = ±20%
10 pF = 100
X7R: K = ±10%
100 pF = 101
M = ±20%
1,000 pF = 102
Z = +80%,
22,000 pF = 223
-20%
220,000 pF = 224
1 μF =105
Ni and Sn
(RoHS Compliant)
1. Capacitors with X7R dielectrics are not intended for applications across AC supply mains or AC line filtering with polarity reversal. Contact plant for recommendations. Contact
factory for availability of Termination and Tolerance options for Specific Part Numbers.
2. *Terminations with 5% minimum lead (Pb) is available, see pages 100 and 101 for LD style.
Leaded terminations are available, see pages 102-106.
**The 3640 Style is not available on 7” Reels.
*** AVX offers nonstandard chip sizes. Contact factory for details.
DIMENSIONS
SIZE
0805
1206
3.30 ± 0.30
(0.130 ± 0.012)
1.60 ± 0.20
(0.063 ± 0.008)
1.80
(0.071)
0.60 ± 0.20
(0.024 ± 0.008)
millimeters (inches)
1210*
3.30 ± 0.40
(0.130 ± 0.016)
2.50 ± 0.30
(0.098 ± 0.012)
2.80
(0.110)
0.75 ± 0.35
(0.030 ± 0.014)
1808*
4.60 ± 0.50
(0.181 ± 0.020)
2.00 ± 0.20
(0.079 ± 0.008)
2.20
(0.087)
0.75 ± 0.35
(0.030 ± 0.014)
1812*
4.60 ± 0.50
(0.181 ± 0.020)
3.20 ± 0.30
(0.126 ± 0.012)
2.80
(0.110)
0.75 ± 0.35
(0.030 ± 0.014)
1825*
4.60 ± 0.50
(0.181 ± 0.020)
6.30 ± 0.40
(0.248 ± 0.016)
3.40
(0.134)
0.75 ± 0.35
(0.030 ± 0.014)
2220*
5.70 ± 0.50
(0.224 ± 0.020)
5.00 ± 0.40
(0.197 ± 0.016)
3.40
(0.134)
0.85 ± 0.35
(0.033 ± 0.014)
2225*
5.72 ± 0.25
(0.225 ± 0.010)
6.35 ± 0.25
(0.250 ± 0.010)
2.54
(0.100)
0.85 ± 0.35
(0.033 ± 0.014)
3640*
9.14 ± 0.25
(0.360 ± 0.010)
10.2 ± 0.25
(0.400 ± 0.010)
2.54
(0.100)
0.76 (0.030)
1.52 (0.060)
2.10 ± 0.20
(L) Length
(0.083 ± 0.008)
1.25 ± 0.20
(W) Width
(0.049 ±0.008)
(T) Thickness
1.35
Max.
(0.053)
min.
0.50 ± 0.20
(t) terminal
max. (0.020 ± 0.008)
*Reflow Soldering Only
94
The Important Information/Disclaimer is incorporated in the catalog where these specifications came from or
available online at www.avx.com/disclaimer/ by reference and should be reviewed in full before placing any order.
010419
Frequency converter control program development
This is my first time to develop a control program for a frequency converter. As a project manager, if anyone has information, solutions or programs in this area, please give me points if they can hel...
zhangjingrui Embedded System
The differences between the road voltage method, dynamic voltage method, and CEDV compensated discharge termination voltage method, as well as the specific measurement principles
1. Current integration method/Coulomb counter 2.OCV open circuit voltage method 3. Kalman filter method 4. Neural Network Method 5. Impedance TrackTM 6. Dynamic voltage method 7.CEDV Compensated disch...
QWE4562009 Discrete Device
Online help
The sizeof of all types of ADI sharc DSP is 1. If the data structure is designed for communication with ARM, the sizeof structure will be different from what the other party receives....
georon ADI Reference Circuit
What should be the low power consumption index of 51 single chip microcomputer?
Are the specifications of the technical parameters accurate?...
wenshow 51mcu
About the semaphore problem under vxworks? ? ? ?
In the program, the semTake(sem,WAIT_FOREVER) function is generally used to implement semaphore waiting. What I want to ask is: in addition to the semGive function releasing the semaphore, what other ...
icyshuai Real-time operating system RTOS
Download Intel's latest white paper "A Phased Implementation Approach for Software-Defined Networking and Telecom Cloud" (awarded)
[size=5]Award link: [url=https://bbs.eeworld.com.cn/thread-438319-1-1.html]>>Download Intel white paper "Software Defined Networking and Telecom Cloud Phased Implementation Method" to win prizes[/url]...
EEWORLD社区 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2240  2425  1797  1825  2469  46  49  37  50  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号