EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

C333C224J5H5TA7317

Description
Ceramic Capacitor, Ceramic, 50V, 5% +Tol, 5% -Tol, X8R, -/+15ppm/Cel TC, 0.22uF, 2816,
CategoryPassive components    capacitor   
File Size2MB,20 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Environmental Compliance
Download Datasheet Parametric View All

C333C224J5H5TA7317 Overview

Ceramic Capacitor, Ceramic, 50V, 5% +Tol, 5% -Tol, X8R, -/+15ppm/Cel TC, 0.22uF, 2816,

C333C224J5H5TA7317 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7125026325
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.12
capacitance0.22 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high10.16 mm
JESD-609 codee3
length7.11 mm
Installation featuresTHROUGH HOLE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature150 °C
Minimum operating temperature-55 °C
Package formRadial
method of packingAMMO PACK
positive tolerance5%
Rated (DC) voltage (URdc)50 V
surface mountNO
Temperature characteristic codeX8R
Temperature Coefficient15% ppm/°C
Terminal surfaceMATTE TIN OVER NICKEL
Terminal pitch5.08 mm
Terminal shapeWIRE
width4.07 mm
Question about alternating current
[size=14px]If the grid voltage is idealized as a standard sine wave[/size] [size=14px]its effective value is 220V, and its peak value is 311V[/size] [size=14px]But after all, it changes according to a...
shaorc Integrated technical exchanges
Realizing High-Performance Digital TV System Using FPGA
Digital television (DTV) has been adopted by most markets thanks to MPEG-2 compression technology, but the picture is not that simple. H.264-AVC (MPEG-4 Part 10) and Microsoft's VCI compression standa...
hzyhhw45 FPGA/CPLD
Why is my interrupt response time so long?
My clock cycle is 1/20uS, so my interrupt response time should be around 5/20uS, but the actual measured response time is around 2.5uS, which is much longer. I don't know what causes this? Can anyone ...
chenczy MCU
Classic Examples of Electronic Circuits
...
gauson Industrial Control Electronics
QuartusII compilation task problem
When I used QuartusII to simulate the I2C bus, I wrote a task task shift_in; output [7:0] shift; begin @(posedge scl) shift[7] = sda; @ (posedge scl) shift[6] = sda; @ (posedge scl) shift[5] = sda; @ ...
ulovefw FPGA/CPLD
If there is a design that does not increase cost and can improve signal quality
Author: Huang Gang, a member of Yibo Technology Expressway MediaSince the lab had the instrument, Lei Bao suddenly became interested in the principle and test of impedance. Whenever he had a chance, h...
yvonneGan PCB Design

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 696  627  1252  2007  88  15  13  26  41  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号