EEWORLDEEWORLDEEWORLD

Part Number

Search

3EZ47D5-BP-HF

Description
Zener Diode,
CategoryDiscrete semiconductor    diode   
File Size397KB,5 Pages
ManufacturerMicro Commercial Components (MCC)
Environmental Compliance
Download Datasheet Parametric View All

3EZ47D5-BP-HF Overview

Zener Diode,

3EZ47D5-BP-HF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codenot_compliant
ECCN codeEAR99
Diode typeZENER DIODE
Humidity sensitivity level1
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Maximum time at peak reflow temperatureNOT SPECIFIED
Base Number Matches1
MCC
Micro Commercial Components
TM
  omponents
20736 Marilla
Street Chatsworth

  !"#
$ %    !"#
3EZ5.1D5
THRU
3EZ75D5
3 W Glass Passivated
Junction Silicon
Zener Diode
5.1-75
Volts
DO-15
Features
Low Profile Package
Glass Passivated Junction
Excellent Clamping Capability
Lead Free Finish/RoHS Compliant(Note C)("P" Suffix
Designates Compliant. See Ordering Information)
Halogen
free available upon request by adding suffix "-HF"
Mechanical Data
WEIGHT: 0.015 ounce, 0.04 gram
Marking : Cathode band and type number
Epoxy meets UL 94 V-0 flammability rating
Moisture Sensitivity Level 1
D
Maximum Ratings @ 25
o
C Unless Otherwise Specified
Peak Pulse Power
Dissipation (Note A)
o
Derate above 75 C
A
P
D
3
24
15
Watts
mW/
o
C
D
Cathode
Mark
B
Peak Forward Surge
Current 8.3ms single
half sine-wave
I
FSM
superimposed on rated
load (JEDEC Method)
(Note B)
Operating And
T
J
, T
STG
Storage
Temperature Range
Amps
C
-55
o
C to
+150
o
C
DIMENSIONS
NOTES:
A. Mounted on 5.0mm
2
(.013mm thick) land areas.
B. Measured on 8.3ms, single half sine-wave or equivalent
square wave, duty cycle = 4 pulses per minute maximum.
C.
High Temperature Solder Exemption Applied, see EU Directive Annex 7.
INCHES
DIM
MIN
A
B
C
D
0.230
0.104
0.02
6
1.000
MAX
0.300
0.140
0.034
-----
MIN
5.80
2.60
0.7
0
25.40
MM
NOTE
MAX
7.60
3.60
0.86
-----
www.mccsemi.com
Revision:
B
1 of 5
2013/01/01
[TI recommended course] #TI LED driver# RGB LED circuit design reference
//training.eeworld.com.cn/TI/show/course/5651...
Orima TI Technology Forum
Mingdeyang FPGA Series Course Phase 1 Chapter 2 FPGA Design Process
[align=left][color=rgb(51, 51, 51)][font="][size=17px]FPGA design process is the process of developing FPGA chips using EDA development software and programming tools. The typical FPGA development pro...
guyu_1 FPGA/CPLD
Looking for a pl/m language editor
There is a project that must use pl/m source insight does not support pl/m is there any editor that can support pl/m, can it have syntax highlighting etc. Thanks...
xiaozhou Embedded System
Thermal relay tripped
There are 4 thermal relays at the lower end of a frequency converter. When the circuit breaker at the upper end of the frequency converter is closed under no-load conditions, some of the thermal relay...
eeleader Industrial Control Electronics
Need your help.
Hello everyone, I am working on a graduation project on an automatic music playing circuit based on hardware (FPGA), but I don’t know how to write the opening report. Please help me. There are several...
dangzhiyi FPGA/CPLD
The project needs to be exposed to Renesas chips
I was given a developed board to familiarize myself with and use an oscilloscope to test the IO, but there is no separate IO or interface on the board, but both require the driver of the previous chip...
#sudoroot Renesas Electronics MCUs

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1985  59  1062  1345  945  40  2  22  28  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号