CS42L50 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > CS42L50

Preview

CS42L50: DescriptionLow Voltage, Stereo CODEC with headphone Amp; File Size1MB，48 Pages; ManufacturerCirrus Logic; Websitehttp://www.cirrus.com

Download Datasheet Compare View All

CS42L50 Overview

Low Voltage, Stereo CODEC with headphone Amp

Preview

Download Datasheet

View All

CS42L50

Low Voltage, Stereo CODEC with Headphone Amp

Features

28-Pin CASON package

1.8 to 3.3 Volt supply

24-Bit conversion / 96 kHz sample rate

96 dB ADC/DAC dynamic range at 3 V supply

-88/-85 dB ADC/DAC THD+N

19 mW playback power consumption @ 1.8 V

Microphone or Line input amplifier with up to

Description

The CS42L50 is a highly integrated, 24-bit, 96 kHz audio

codec.

This device is based on delta-sigma modulation allowing

infinite adjustment of the sample rate between 8 kHz and

100 kHz simply by changing the master clock frequency.

The CS42L50 contains a 2:1 stereo mux, programmable

analog gain control, and digital attenuation on the analog

inputs. The output D/A converters include digital bass

and treble boost, dynamic range compression, limiting,

mixing, volume control and de-emphasis.

The CS42L50 operates from a +1.8 V to +3.3 V supply.

These features are ideal for portable MP3 and MD re-

corders, CD and DVD recorders, digital camcorders, and

other portable systems that require extremely low power

consumption in a minimal amount of space.

ORDERING INFORMATION

CS42L50-KN 28-pin CASON, -10 to 70 °C

CDB42L50

Evaluation Board

32dB of gain

2:1 stereo mux

Digital volume control on inputs and outputs

– 96 dB attenuation, 1 dB step size

Digital bass and treble boost on outputs

– Selectable corner frequencies

Dynamic range compression and limiting

De-emphasis for 32 kHz, 44.1 kHz, and 48 kHz

Headphone amplifier

– 26 mW power output into 16 W load @ 3.0V

supply

– -80 dB THD+N

– 34 dB analog attenuation and mute

ATAPI mixing functions

SCL

RST

SDA

Headphone

Amplifier

Control Port

Analog

Volume

Control

Digital

Volume

Control

Bass/Treble

Boost

Compression

Limiting

∆Σ

DAC

∆Σ

DAC

Analog

Volume

Control

HP_A

Digital Filters

LRCK

De-emphasis

Analog

Filter

HP_B

Gain

Compensation

SCLK

Analog

Filter

Line

Amplifier

AOUT_A

SDIN

Serial Port

AOUT_B

SDOUT

Attenuator

0-96 dB

Attenuator

0-96 dB

ADC

Digital

Filters

MUX

Gain

AIN_L1

AIN_L2

AIN_R1

AIN_R2

12 dB

ADC

Gain

12 dB

MCLK

MUTEC

Preliminary Product Information

P.O. Box 17847, Austin, Texas 78760

(512) 445 7222 FAX: (512) 445 7581

http://www.cirrus.com

This document contains information for a new product.

Cirrus Logic reserves the right to modify this product without notice.

Cirrus Logic, Inc. 2001

AUG ‘01

DS544PP1

CS42L50

TABLE OF CONTENTS

1. CHARACTERISTICS/SPECIFICATIONS ................................................................................. 5

ANALOG INPUT CHARACTERISTICS .................................................................................... 5

ANALOG OUTPUT CHARACTERISTICS ................................................................................ 7

POWER AND THERMAL CHARACTERISTICS..................................................................... 10

DIGITAL CHARACTERISTICS ............................................................................................... 11

ABSOLUTE MAXIMUM RATINGS ......................................................................................... 11

RECOMMENDED OPERATING CONDITIONS ..................................................................... 11

SWITCHING CHARACTERISTICS ........................................................................................ 12

SWITCHING CHARACTERISTICS - CONTROL PORT......................................................... 14

2. TYPICAL CONNECTION DIAGRAM ....................................................................................... 15

3. REGISTER QUICK REFERENCE ........................................................................................... 16

4. REGISTER DESCRIPTION ..................................................................................................... 18

4.1 ADC (address 0010000) .................................................................................................. 18

4.1.1 I/O and Power Control (address 01h) .......................................................................... 18

4.1.2 20DB Gain Boost (BOOST) .......................................................................................... 18

4.1.3 Analog Input Multiplexer (AINMUX) ............................................................................... 18

4.1.4 Power Down (PDN)........................................................................................................ 18

4.1.5 Control Port Enable (CP_EN) ........................................................................................ 18

4.1.6 Interface Control (address 02h) .................................................................................... 19

4.1.7 Master Clock Divide (MCLKDIV)................................................................................... 19

4.1.8 Master Clock Ratio (RATIO) ......................................................................................... 19

4.1.9 Master Mode (MASTER)............................................................................................... 19

4.1.10 Digital Interface Format (DIF) ..................................................................................... 19

4.1.11 Analog I/O Control (address 03h) ............................................................................... 20

4.1.12 Left/Right Channel Mute (MUTE)............................................................................... 20

4.1.13 Soft Ramp and Zero Cross Enable (SOFT/ZC) ......................................................... 20

4.1.14 Independent Volume Control Enable (INDVC) .......................................................... 21

4.1.15 Left Channel Volume = Right Channel Volume (L=R) ............................................... 21

4.1.16 High-Pass Filter Freeze (HPFREEZE)....................................................................... 21

4.1.17 Volume Control: Left Channel (address 04h) & Right Channel (address 05h) ............ 22

4.1.18 Left/Right Analog Gain (address 06h) ........................................................................ 22

4.1.19 Clip Detection Status (address 07h) .......................................................................... 23

4.2 DAC (Address = 0010001) ............................................................................................... 23

4.2.1 Power and Muting Control (address 01h) .................................................................... 23

4.2.2 Auto-Mute (AMUTE) ..................................................................................................... 23

4.2.3 Soft Ramp and Zero Cross Control (SZC) ..................................................................... 23

4.2.4 Power Down Headphone Amplifier (PDNHP) ................................................................ 24

Contacting Cirrus Logic Support

For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at:

http://www.cirrus.com/corporate/contacts/sales.cfm

Purchase of I

C components of Cirrus Logic, Inc., or one of its sublicensed Associated Companies conveys a license under the Philips I

C Patent Rights to use those

components in a standard I

C system.

Preliminary product information describes products which are in production, but for which full characterization data is not yet available. Advance product information de-

scribes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this

document is accurate and reliable. However, the information is subject to change without notice and is provided “AS IS” without warranty of any kind (express or implied).

Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All prod-

ucts are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and

limitation of liability. No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, including use of this information as the basis for manufacture or sale

of any items, nor for infringements of patents or other rights of third parties. This document is the property of Cirrus Logic, Inc. and by furnishing this information, Cirrus

Logic, Inc. grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights of Cirrus

Logic, Inc. Cirrus Logic, Inc., copyright owner of the information contained herein, gives consent for copies to be made of the information only for use within your organization

with respect to Cirrus Logic integrated circuits or other parts of Cirrus Logic, Inc. The same consent is given for similar information contained on any Cirrus Logic website

or disk. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing in this document may be trademarks or service marks of their respective owners which

may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found

http://www.cirrus.com.

DS544PP1

CS42L50

4.2.5 Power Down Line Amplifier (PDNLN) ............................................................................ 24

4.2.6 Power Down (PDN) ....................................................................................................... 24

4.2.7 Control Port Enable (CP_EN) ........................................................................................ 24

4.2.8 Channel A Analog Headphone Attenuation Control (address 02h) (HVOLA) .............. 25

4.2.9 Channel B Analog Headphone Attenuation Control (address 03h) (HVOLB) .............. 25

4.2.10 Channel A Digital Volume Control (address 04h) (DVOLA) ....................................... 25

4.2.11 Channel B Digital Volume Control (address 05h) (DVOLB) ....................................... 25

4.2.12 Tone Control (address 06h)........................................................................................ 26

4.2.13 Bass Boost Level (BB)................................................................................................. 26

4.2.14 Treble Boost Level (TB)............................................................................................... 26

4.2.15 Mode Control (address 07h)....................................................................................... 27

4.2.16 Bass Boost Corner Frequency (BBCF) ....................................................................... 27

4.2.17 Treble Boost Corner Frequency (TBCF) ..................................................................... 27

4.2.18 Channel A Volume = Channel B Volume (A=B) .......................................................... 27

4.2.19 De-Emphasis Control (DEM) ....................................................................................... 28

4.2.20 Digital Volume Control Bypass (VCBYP) .................................................................... 28

4.2.21 Volume and Mixing Control (address 0Ah)................................................................. 28

4.2.22 Tone Control Mode (TC).............................................................................................. 28

4.2.23 Tone Control Enable (TC_EN) .................................................................................... 28

4.2.24 ATAPI Channel Mixing and Muting (ATAPI)................................................................ 29

4.2.25 Mode Control 2 (address 0Bh) ................................................................................... 29

4.2.26 Master Clock Divide Enable (MCLKDIV) ..................................................................... 29

4.2.27 Line Amplifier Gain Compensation (LINE)................................................................... 29

4.2.28 Digital Interface Format (DIF) ...................................................................................... 30

5. PIN DESCRIPTIONS ............................................................................................................... 31

6. APPLICATIONS ...................................................................................................................... 33

6.1 Grounding and Power Supply Decoupling ....................................................................... 33

6.2 Clock Modes .................................................................................................................... 33

6.3 EP73xx Serial Port Interface ........................................................................................... 33

6.4 De-Emphasis ................................................................................................................... 33

6.5 Recommended Power-up Sequence ............................................................................... 33

6.6 Optional External Headphone Mute ................................................................................ 33

7. CONTROL PORT INTERFACE ............................................................................................... 33

7.1 Memory Address Pointer (MAP) ...................................................................................... 35

7.2 INCR (Auto Map Increment Enable) ................................................................................. 35

7.3 MAP0-3 (Memory Address Pointer).................................................................................. 35

8. PARAMETER DEFINITIONS ................................................................................................... 44

9. REFERENCES ......................................................................................................................... 44

10. PACKAGE DIMENSIONS ..................................................................................................... 45

LIST OF FIGURES

Figure 1. SCLK to LRCK and SDIN, Slave Mode .................................................... 13

Figure 2. SCLK to LRCK and SDIN, Master Mode .................................................. 13

Figure 3. Control Port Timing - I

C‚ ......................................................................... 14

Figure 4. CS42L50 Typical Connection Diagram .................................................... 15

Figure 5. Control Port Timing .................................................................................. 35

Figure 6. Decimation Filter Single Speed Stopband Rejection ............................... 36

Figure 7. Decimation Filter Single Speed Transition Band ...................................... 36

Figure 8. Decimation Filter Single Speed Transition Band (Detail) ......................... 36

Figure 9. Decimation Filter Single Speed Passband Ripple ................................... 36

Figure 10.Decimation Filter Double Speed Stopband Rejection .............................. 36

Figure 11.Decimation Filter Double Speed Transition Band .................................... 36

Figure 12.Decimation Filter Double Speed Transition Band (Detail) ........................ 37

DS544PP1

CS42L50

Figure 13.Decimation Filter Double Speed Passband Ripple .................................. 37

Figure 14.Interpolation Filter Single Speed Stopband Rejection .............................. 38

Figure 15.Interpolation Filter Single Speed Transition Band .................................... 38

Figure 16.Interpolation Filter Single Speed Transition Band (Detail) ....................... 38

Figure 17.Interpolation Filter Single Speed Passband Ripple .................................. 38

Figure 18.Interpolation Filter Double Speed Stopband Rejection ............................ 38

Figure 19.Interpolation Filter Double Speed Transition Band ................................... 38

Figure 20.Interpolation Filter Double Speed Transition Band (Detail) ...................... 39

Figure 21.Interpolation Filter Double Speed Passband Ripple ................................. 39

Figure 22.Line Input Test Circuit .............................................................................. 39

Figure 23.Line Output Test Load .............................................................................. 40

Figure 24.Headphone Output Test Load .................................................................. 40

Figure 25.Left Justified, up to 24-bit data ................................................................. 41

Figure 26.Right Justified, 16-bit data ........................................................................ 41

Figure 27.Right Justified, 24-bit data ........................................................................ 41

Figure 28.Right Justified, 18-bit data ........................................................................ 42

Figure 29.Right Justified, 20-bit data ........................................................................ 42

Figure 30.I2S, up to 24-bit data ................................................................................ 42

Figure 31.De-Emphasis Curve ................................................................................. 43

Figure 32.ATAPI Block Diagram ............................................................................... 43

Figure 33.Package Dimensions ................................................................................ 45

Figure 34.Package Top and Side Views .................................................................. 46

Figure 35.Package Bottom View .............................................................................. 47

LIST OF TABLES

Table 1. Example Analog Volume Settings ...................................................................................25

Table 2. Example Digital Volume Settings ....................................................................................26

Table 3. Example Bass Boost Settings .........................................................................................26

Table 4. Example Treble Boost Settings .......................................................................................27

Table 5. ATAPI Decode.................................................................................................................29

Table 6. Digital Interface Format ...................................................................................................30

DS544PP1

CS42L50 Related Products

	CS42L50	CDB42L50	CS42L50-KN
Description	Low Voltage, Stereo CODEC with headphone Amp	Low Voltage, Stereo CODEC with headphone Amp	Low Voltage, Stereo CODEC with headphone Amp

Recommended Resources

Classic analog circuit diagrams worth collecting

Low-cost HDTV satellite STB decoding circuit diagram designed by STi7111

Radio car finder circuit

Precision absolute value arithmetic circuit

Radar scanning human body proximity switch and application circuit diagram

Locked 900 sine-cosine oscillator

ICCAVR Software: ICCAVR Software...; njlianjian Microchip MCU

Does anyone know of an amplifier with a gain bandwidth product of more than 100M? Urgent...: Does anyone know of an amplifier with a gain bandwidth product of more than 100M that can amplify DC signals? Thank you all......................; vivian002 Analog electronics

ARM beginners looking for methods: I was mainly engaged in the development of MSP430 microcontrollers before, and I also played with 51 and AVR, but I don’t know anything about ARM. Now I want to start learning ARM by myself, and I hav...; FutureStar ARM Technology

Newbit 1.2 adapter board: [i=s]This post was last edited by dcexpert on 2017-5-31 21:53[/i] Newbit v1.2 comes with its own adapter board, which can bring out the MCU signal through the gold finger and connect it to the breadbo...; dcexpert MicroPython Open Source section

Choosing the Most Appropriate Transmitter Architecture for Today's Multimode Mobile Phones: In the fiercely competitive GSM phone terminal market, terminal manufacturers are beginning to expect solutions that can speed up development and shorten development cycles. As more and more new featu...; JasonYoo RF/Wirelessly

STM32 external RAM storage data JLINK cannot debug: I said that the external RAM stores data and the internal RAM stores the stack. The program is very simple, which is to copy the external RAM and read it at the same time, and then send it out through...; lxhsea stm32/stm8

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components