CY2545/CY2547
Quad PLL Programmable Spread Spectrum
Clock Generator with Serial I
2
C Interface
Quad PLL Programmable Spread Spectrum Clock Generator with Serial I
2
C Interface
Features
■
■
■
■
■
Glitch-free outputs while frequency switching
24-pin QFN package
Commercial and industrial temperature ranges
Four fully integrated phase locked loops (PLLs)
Input frequency range
❐
External crystal: 8 to 48 MHz
❐
External reference: 8 to 166 MHz clock
Wide operating output frequency range
❐
3 to 166 MHz
Serial programmable over 2-wire I
2
C interface
Programmable spread spectrum with center and down spread
option and Lexmark and Linear modulation profiles
V
DD
supply voltage options:
❐
2.5 V, 3.0 V, and 3.3 V for CY2545
❐
1.8 V for CY2547
Selectable output clock voltages independent of V
DD
supply:
❐
2.5 V, 3.0 V, and 3.3 V for CY2545
❐
1.8 V for CY2547
Power-down, output enable, or frequency select features
Low jitter, high accuracy outputs
Ability to synthesize nonstandard frequencies with Fractional-N
capability
Up to eight clock outputs with programmable drive strength
Benefits
■
■
■
Multiple high performance PLLs allow synthesis of unrelated
frequencies
Nonvolatile programming for personalization of PLL
frequencies, spread spectrum characteristics, drive strength,
crystal load capacitance, and output frequencies
Application specific programmable EMI reduction using Spread
Spectrum for clocks
Programmable PLLs for system frequency margin tests
Meets critical timing requirements in complex system designs
Suitability for PC, consumer, portable, and networking
applications
Capable of zero PPM frequency synthesis error
Uninterrupted system operation during clock frequency switch
Application compatibility in standard and low power systems
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
Functional Description
For a complete list of related documentation, click
here.
Logic Block Diagram
CLKIN/RST
Crossbar
XIN/
EXCLKIN
XOUT
OSC
PLL1
Switch
Output
Dividers
and
Drive
Bank
2
Bank
1
CLK1
CLK2
CLK3
CLK4
CLK5
CLK6
Bank
3
PLL2
MUX
and
Control
Logic
Strength
Control
FS
CLK7
CLK8
PLL3
(SS)
SCL
SDA
SSON
I2C
PLL4
(SS)
PD#/OE
Cypress Semiconductor Corporation
Document Number: 001-13196 Rev. *F
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised March 14, 2016
CY2545/CY2547
Contents
Pinouts .............................................................................. 3
Pin Definitions .................................................................. 4
Pinouts .............................................................................. 5
Pin Definitions .................................................................. 6
Functional Overview ........................................................ 7
Four Configurable PLLs .............................................. 7
I2C Programming ........................................................ 7
Input Reference Clocks ............................................... 7
Multiple Power Supplies .............................................. 7
Output Bank Settings .................................................. 7
Output Source Selection ............................................. 7
Spread Spectrum Control ............................................ 7
Frequency Select ........................................................ 7
Glitch-Free Frequency Switch ..................................... 7
Device Reset Function ................................................ 7
PD#/OE Mode ............................................................. 7
Keep Alive Mode ......................................................... 7
Output Drive Strength .................................................. 8
Generic Configuration and Custom Frequency ........... 8
Serial I2C Programming Interface
Protocol and Timing ......................................................... 8
Device Address ........................................................... 9
Data Valid .................................................................... 9
Data Frame ................................................................. 9
Acknowledge Pulse ..................................................... 9
Write Operations ............................................................. 10
Writing Individual Bytes ............................................. 10
Writing Multiple Bytes ................................................ 10
Read Operations ............................................................. 10
Current Address Read ............................................... 10
Random Read ........................................................... 10
Sequential Read ........................................................ 10
Serial I2C Programming Interface
Timing Specifications .................................................... 10
Absolute Maximum Conditions ..................................... 11
Recommended Operating Conditions .......................... 11
DC Electrical Specifications .......................................... 12
AC Electrical Specifications .......................................... 13
Configuration Example .................................................. 13
Recommended Crystal Specification ........................... 14
Recommended Crystal Specification ........................... 14
Test and Measurement Setup ........................................ 15
Voltage and Timing Definitions ..................................... 15
Ordering Information ...................................................... 16
Possible Configurations ............................................. 16
Ordering Code Definitions ......................................... 16
Package Diagram ............................................................ 17
Acronyms ........................................................................ 18
Document Conventions ................................................. 18
Units of Measure ....................................................... 18
Document History Page ................................................. 19
Sales, Solutions, and Legal Information ...................... 20
Worldwide Sales and Design Support ....................... 20
Products .................................................................... 20
PSoC® Solutions ...................................................... 20
Cypress Developer Community ................................. 20
Technical Support ..................................................... 20
Document Number: 001-13196 Rev. *F
Page 2 of 20
CY2545/CY2547
Pinouts
Figure 1. 24-pin QFN pinout
CLKIN/RST
XIN/
EXCLKIN
XOUT
CLK8
20
24
23
22
21
GND
CLK1
VDD_CLK_B1
PD#OE
DNU
CLK2
GND
19
VDD
1
18
GND
CLK7
VDD_CLK_B3
CLK6/SSON
VDD_CLK_B2
CLK5
2
17
3
CY2545
24LD QFN
16
4
15
5
14
6
13
7
8
9
10
11
12
CLK4
SCL
SDA
Document Number: 001-13196 Rev. *F
CLK3/FS
GND
GND
Page 3 of 20
CY2545/CY2547
Pin Definitions
CY2545 (24-pin QFN (V
DD
= 2.5 V, 3.0 V or 3.3 V Supply))
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Name
GND
CLK1
VDD_CLK_B1
PD#/OE
DNU
CLK2
GND
SCL
SDA
CLK3/FS
CLK4
GND
CLK5
VDD_CLK_B2
CLK6/SSON
VDD_CLK_B3
CLK7
GND
GND
CLK8
CLKIN/RST
I/O
Power
Output
Power
Input
DNU
Output
Power
Input
Power supply ground
Programmable clock output. Output voltage depends on Bank1 voltage
Power supply for Bank1 (CLK1, CLK2) output: 2.5 V/3.0 V/3.3 V
Multifunction programmable pin: Output enable or Power-down mode
Do not use this pin
Programmable clock output. Output voltage depends on Bank1 voltage
Power supply ground
Serial data clock
Description
Input/Output Serial data input/output
Output/Input Multifunction programmable pin: Programmable clock output or frequency select input
pin. Output voltage of
CLK3
depends on Bank2 voltage
Output
Power
Output
Power
Programmable clock output. Output voltage depends on Bank2 voltage
Power supply ground
Programmable clock output. Output voltage depends on Bank2 voltage
Power supply for Bank2 (CLK3, CLK4, CLK5) output: 2.5 V/3.0 V/3.3 V
Output/Input Multifunction programmable pin: Programmable clock output or spread spectrum
ON/OFF control input pin. Output voltage of
CLK6
depends on Bank3 voltage
Power
Output
Power
Power
Output
Input/Input
Power supply for Bank3 (CLK6, CLK7, CLK8) output: 2.5 V/3.0 V/3.3 V
Programmable clock output. Output voltage depends on Bank3 voltage
Power supply ground
Power supply ground
Programmable clock output. Output voltage depends on Bank3 voltage
Multifunction programmable pin. High true reset input or 2.5 V/3.0 V/3.3 V external
reference clock input. The signal level of CLKIN input must track V
DD
power supply on
pin 22.
Power supply for core and inputs: 2.5 V/3.0 V/3.3 V
Crystal output
Crystal input or 1.8 V external clock input
22
23
24
V
DD
XOUT
XIN/EXCLKIN
Power
Output
Input
Document Number: 001-13196 Rev. *F
Page 4 of 20
CY2545/CY2547
Pinouts
Figure 2. 24-pin QFN pinout
XIN/
EXCLKIN
XOUT
CLKIN/RST
CLK8
20
24
23
22
21
GND
CLK1
VDD_CLK_B1
PD#OE
VDD
CLK2
GND
19
VDD
1
18
GND
CLK7
VDD_CLK_B3
CLK6/SSON
VDD_CLK_B2
CLK5
2
17
3
CY2547
24LD QFN
16
4
15
5
14
6
13
7
8
9
10
11
12
CLK4
SCL
Document Number: 001-13196 Rev. *F
CLK3/FS
SDA
GND
GND
Page 5 of 20
京公网安备 11010802033920号
EEWORLD
