350USR470MMN30X40 datasheet, PDF

350USR470MMN30X40: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 350V, 20% +Tol, 20% -Tol, 470uF, Through Hole Mount, CAN; CategoryPassive components capacitor; File Size5MB，4 Pages; Manufacturerrubycon; Websitehttp://www.rubycon.co.jp/cn/

Download Datasheet Parametric View All

350USR470MMN30X40 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 350V, 20% +Tol, 20% -Tol, 470uF, Through Hole Mount, CAN

Parameter Name	Attribute value
Objectid	1675860793
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
YTEOL	0
capacitance	470 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
dielectric materials	ALUMINUM (WET)
leakage current	1.21676 mA
Manufacturer's serial number	USR
Installation features	THROUGH HOLE MOUNT
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
Package shape	CYLINDRICAL PACKAGE
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	350 V
ripple current	2410 mA
surface mount	NO
Delta tangent	0.15
Terminal shape	SNAP-IN

FINAL ACCEPTED ORDER DATE [2007/09]

CPLD and DSP pin connection problem: As shown in the figure, the CPLD pins TEA6, TEA7, TEA8, TEA9 are connected to the address lines of the DSP. If Quartus is used to program OUT0<=TEA6, OUT1<=TEA7, OUT2<=TEA8, OUT3<=TEA9, then are the O...; JasonnLee FPGA/CPLD

Wedge Theorem: Even if you have your own opinion, it will be hard for you not to waver if ten of your friends have the opposite opinion. Proposer: Ivor Wech, an economist at the University of California, Los Angeles...; 白丁 Talking

Multi-channel alarm design: Share with everyone!!!...; zlhx0000 Industrial Control Electronics

Op amp data: Very good information, please share it with everyone....; zhengyingwei MCU

xilinx spartan-3e prom configuration problem: The RAM configuration is successful and the program can run (LCD displays the program), but when configuring the xcf04s serial platform flash prom, it also prompts "Programe succeed", but there is no ...; 沧海小鱼er FPGA/CPLD

I don't understand the bit 11 and bit 10 of STM32TIM1_BDTR_. Please give me some advice.: Bit 11 and bit 10 of STM32TIM1_BDTR_ are two bits of OSSR. I don't understand OSS, please give me some advice. First, the OSSR bit: the data sheet explains as follows: OSSR: Operation mode shutdown st...; yuke30 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components