EEWORLDEEWORLDEEWORLD

Part Number

Search

3HC1CVD129MHA2525

Description
Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 16V, 20% +Tol, 20% -Tol, 12000uF, Through Hole Mount, RADIAL LEADED
CategoryPassive components    capacitor   
File Size328KB,4 Pages
ManufacturerSAMWHA
Websitehttp://www.samwha.com/
Environmental Compliance  
Download Datasheet Parametric View All

3HC1CVD129MHA2525 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 16V, 20% +Tol, 20% -Tol, 12000uF, Through Hole Mount, RADIAL LEADED

3HC1CVD129MHA2525 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid2018176320
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.5
capacitance12000 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
dielectric materialsALUMINUM (WET)
JESD-609 codee3
leakage current1.314534 mA
Manufacturer's serial numberHC
Installation featuresTHROUGH HOLE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package shapeCYLINDRICAL PACKAGE
method of packingBOX
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)16 V
ripple current3.89 mA
surface mountNO
Delta tangent0.35
Terminal surfaceTIN
Terminal shapeSNAP-IN
Analysis of power integrity issues and improvement ideas
Power integrity issues and improvement ideas (I) Power consumption has become the only major design constraint for integrated circuits today, but power integrity rarely attracts attention, even though...
lixiaohai8211 Analog electronics
Passive filter circuit
Disadvantages of passive filters: poor load capacity, no amplification effect, unsatisfactory characteristics, shallow edges, and mutual influence of various levels. RC Filtering1. Selection of C valu...
Jacktang Energy Infrastructure?
VerilogTutorial
...
zhangkai0215 FPGA/CPLD
What does BSC mean?
BSC...
changxian929 Embedded System
28XXDSP code compilation problem under CCS
DelayMs(Uint16 t) is a function that uses the 2812 timer for delay. The timer interrupt decrements the global variable timedelay by 1 every 1ms (if it is 0, it will not be decremented). When timedelay...
灞波儿奔 DSP and ARM Processors
On the development of the minimum FPGA system
As the title says, for the development of FPGA system. But I don't know where to start. I would like to ask an expert to give me some information....
断弦 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2421  1012  166  2455  2811  49  21  4  50  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号