EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-01-411-8751

Description
FIFO, 512X9, 50ns, Asynchronous, CMOS, CDIP28
Categorystorage    storage   
File Size119KB,14 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

5962-01-411-8751 Overview

FIFO, 512X9, 50ns, Asynchronous, CMOS, CDIP28

5962-01-411-8751 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
Objectid1124625187
Reach Compliance Codenot_compliant
ECCN codeEAR99
YTEOL0
Maximum access time50 ns
Maximum clock frequency (fCLK)15 MHz
JESD-30 codeR-XDIP-T28
JESD-609 codee0
Memory IC TypeOTHER FIFO
memory width9
Number of terminals28
word count512 words
character code512
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize512X9
Package body materialCERAMIC
encapsulated codeDIP
Encapsulate equivalent codeDIP28,.6
Package shapeRECTANGULAR
Package formIN-LINE
Certification statusNot Qualified
Filter level38535Q/M;38534H;883B
Maximum standby current0.0009 A
Maximum slew rate0.1 mA
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
CMOS ASYNCHRONOUS FIFO
256 x 9, 512 x 9 and 1,024 x 9
FEATURES:
IDT7200L
IDT7201LA
IDT7202LA
First-In/First-Out dual-port memory
256 x 9 organization (IDT7200)
512 x 9 organization (IDT7201)
1,024 x 9 organization (IDT7202)
Low power consumption
— Active: 440mW (max.)
—Power-down: 28mW (max.)
Ultra high speed—12ns access time
Asynchronous and simultaneous read and write
Fully expandable by both word depth and/or bit width
Pin and functionally compatible with 720X family
Status Flags: Empty, Half-Full, Full
Auto-retransmit capability
High-performance CEMOS™ technology
Military product compliant to MIL-STD-883, Class B
Standard Military Drawing #5962-87531, 5962-89666, 5962-89863
and 5962-89536 are listed on this function
Dual versions available in the TSSOP package. For more informa-
tion, see IDT7280/7281/7282 data sheet
IDT7280 = 2 x IDT7200
IDT7281 = 2 x IDT7201
IDT7282 = 2 x IDT7202
Industrial temperature range (–40
o
C to +85
o
C) is available
(plastic packages only)
Green parts available, see ordering information
DESCRIPTION:
The IDT7200/7201/7202 are dual-port memories that load and empty data
on a first-in/first-out basis. The devices use Full and Empty flags to prevent data
overflow and underflow and expansion logic to allow for unlimited expansion
capability in both word size and depth.
The reads and writes are internally sequential through the use of ring
pointers, with no address information required to load and unload data. Data
is toggled in and out of the devices through the use of the Write (W) and Read
(R) pins.
The devices utilize a 9-bit wide data array to allow for control and parity bits
at the user’s option. This feature is especially useful in data communications
applications where it is necessary to use a parity bit for transmission/reception
error checking. It also features a Retransmit (RT) capability that allows for reset
of the read pointer to its initial position when
RT
is pulsed LOW to allow for
retransmission from the beginning of data. A Half-Full Flag is available in the
single device mode and width expansion modes.
These FIFOs are fabricated using IDT’s high-speed CMOS technology.
They are designed for those applications requiring asynchronous and
simultaneous read/writes in multiprocessing and rate buffer applications.
Military grade product is manufactured in compliance with the latest revision of
MIL-STD-883, Class B.
FUNCTIONAL BLOCK DIAGRAM
DATA INPUTS
(D
0
-D
8
)
W
WRITE
CONTROL
WRITE
POINTER
RAM
ARRAY
256 x 9
512 x 9
1,024 x 9
READ
POINTER
R
READ
CONTROL
THREE-
STATE
BUFFERS
DATA OUTPUTS
(Q
0
-Q
8
)
RS
RESET
LOGIC
FL/RT
FLAG
LOGIC
EXPANSION
LOGIC
EF
FF
XI
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc.
XO/HF
2679 drw 01
©2006
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
COMMERCIAL, INDUSTRIAL AND MILITARY TEMPERATURE RANGES
1
APRIL 2006
DSC-2679/11
Signal Generator and DA Conversion FPGA Case Tutorial
Signal Generator and DA Conversion FPGA Case Tutorial...
mdy-吴伟杰 FPGA/CPLD
How to choose FPGA development board for beginners
I have been working for nearly eight years, and have been engaged in C development. I have a deep understanding of OS, and have written TCP/IP protocol stacks and slab kernels. Now I am very intereste...
yunhaid FPGA/CPLD
About Embedded PCI Cards
Our PCI card has uclinux operating system, which can be configured in master-slave mode. Now it is configured in slave mode and plugged into a PC. The card has been burned with redboot, kernel and fil...
happepipi Embedded System
A picture book about people and the environment~~
A few days ago, there was a post talking about smog and environmental protection. Yesterday, my child suddenly mentioned a book title. After looking at the content, I felt that it was related. I would...
soso Talking
Hardware Design Guide for TMS320F28xx and TMS320F28xxx DSCs
Hardware Design Guide for TMS320F28xx and TMS320F28xxx DSCs...
fish001 DSP and ARM Processors
The program runs in SDRAM, how to configure the SCT file?
I want to run an independent executable program in SRAM. The approach I take is as follows: 1. First write a simple copy program and run it in the on-chip FLASH. It is responsible for copying the new ...
zyzs50 NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1090  1414  352  1087  747  22  29  8  16  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号