8473LGMC120GHN50 datasheet, PDF

8473LGMC120GHN50: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum, 63V, 20% +Tol, 20% -Tol, 47000uF; CategoryPassive components capacitor; File Size107KB，2 Pages; ManufacturerFenghua (HK) Electronics Ltd.

Download Datasheet Parametric View All

8473LGMC120GHN50 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 63V, 20% +Tol, 20% -Tol, 47000uF

Parameter Name	Attribute value
Objectid	1214420513
package instruction	,
Reach Compliance Code	unknown
Country Of Origin	Mainland China
ECCN code	EAR99
YTEOL	7.35
capacitance	47000 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	65 mm
dielectric materials	ALUMINUM (WET)
length	120 mm
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Package form	Screw Ends
method of packing	Box
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	63 V
Terminal pitch	28.2 mm

STM32 new library V3.3.0 data type does not correspond?: I was recently using the new library provided by ST to write a program, andI found that some data types did not correspond. I don’t know if it was a problem with the library or if I didn’t understand ...; mayingchen stm32/stm8

VHDL description of 8255 --- please give me some advice!: 0; } } LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; USE IEEE.STD_LOGIC_ARITH.ALL; USE IEEE.STD_LOGIC_UNSIGNED.ALL; ENTITY cipc ISPORT(reset,rd,wr,cs,a0,a1:IN STD_ULOGIC; Pa:INOUT STD_ULOGIC_VECTOR(7 DOW...; xuqian214 Embedded System

Erasure Codes in Storage Systems — Finite Fields (Part 3): [url=http://www.tuicool.com/articles/RZjAB3]Original address[/url] [p=null, 1, left][color=rgb(51, 51, 51)][backcolor=rgb(254, 254, 254)][font="]Finite field is the basic field for operations in erasu...; 白丁 FPGA/CPLD

Shenzhen-Nanyou-Fresh or one-year-old-MSP430-Recruitment: Are there any students who are familiar with MSP430 and want to find a job? Our company is looking for electronic engineers who are familiar with MSP430 and 51 single-chip microcomputer applications. ...; derick Recruitment

How to generate data source inside FPGA: How to express it with Verilog code: A continuously sent data packet is generated in the FPGA, the size is 7190, the packet header is 32 bits, the data in the packet body is a continuously increasing ...; eeleader FPGA/CPLD

Spreadtrum, MediaTek, Qualcomm processor parameter comparison table: I would like to share with you the parameter comparison table of Spreadtrum, MediaTek and Qualcomm processorseeworldpostqq...; Aguilera Mobile and portable

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components