530CA128M256DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530CA128M256DGR

530CA128M256DGR: DescriptionCMOS Output Clock Oscillator, 128.256MHz Nom, ROHS COMPLIANT PACKAGE-6; CategoryPassive components oscillator; File Size112KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530CA128M256DGR Overview

CMOS Output Clock Oscillator, 128.256MHz Nom, ROHS COMPLIANT PACKAGE-6

530CA128M256DGR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1358781017
Reach Compliance Code	unknown
Other features	TRI-STATE; OUTPUT ENABLE FUNCTION; TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	50%
Installation features	SURFACE MOUNT
Number of terminals	6
Nominal operating frequency	128.256 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
Output load	15 pF
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R YS TA L

SCILLATOR

(XO) (10 M H

Features



1 . 4 GH

)

Available with any-rate output



frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout



Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications



SONET/SDH



Networking



SD/HD video



Test and measurement



Clock and data recovery



FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

GND

CLK+

Si530 (LVDS/LVPECL/CML)

Functional Block Diagram

CLK– CLK+

GND

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

CLK–

GND

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.2 5/11

Si530/531

Recommended Resources

Photoelectric control electronic birthday cake circuit

Fast charging IC (MAX712/713) and its application circuit

Digital limiter circuit diagram

Haier WQP3-1 household fully automatic dishwasher circuit diagram

555 baby rocker automatic shaking circuit

Circuit diagram: schematic diagram of 5402 controlling 8019

Encryption Method: The protection of scientific research results is the most concerned thing for every researcher. Encryption methods include software encryption, hardware encryption, software and hardware comprehensive...; LS9001 51mcu

Comprehensive analysis of the "four major performance indicators" of LED display screens: 1. Maximum brightness There is no clear characteristic requirement for the important performance of "maximum brightness". Because the use environment of LED display screens varies greatly, the illumin...; qwqwqw2088 Power technology

How to prevent PCB board warping?: The impact is huge: When the board is bent in SMT, THT, the pins of the components are not straight, which will bring a lot of difficulties to the assembly and installation work; IPC-6012, SMB--SMT ci...; ESD技术咨询 PCB Design

Let's ignite the atmosphere of the forum: How does it feel for a girl to change from being ugly to being beautiful?...; 白丁 Talking

I have questions about winhttp and wininet.: I would like to ask you all, do wince and WM development support winhttp and wininet? I am currently using win32 development and I am not very good at using winsocket. I would like to ask you all, wha...; zhangjingrui Embedded System

Questions about pointers: In a 32-bit system, Uint *p; when p+1, the actual corresponding memory address moves by 4, for example, from 3000,0000 to 3000,0004, is this correct? Similarly, in a 32-bit system, char *p; when p+1, ...; lipuman Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components