362CPX100GS6LEROHS datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> 362CPX100GS6LEROHS

362CPX100GS6LEROHS: DescriptionCAP,CERAMIC,10PF,3.6KVDC,2% -TOL,2% +TOL,P100 TC CODE,100PPM TC; CategoryPassive components capacitor; File Size153KB，8 Pages; ManufacturerTemex Ceramics; Environmental Compliance

Download Datasheet Parametric View All

362CPX100GS6LEROHS Overview

CAP,CERAMIC,10PF,3.6KVDC,2% -TOL,2% +TOL,P100 TC CODE,100PPM TC

362CPX100GS6LEROHS Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1190745117
package instruction	, 2426
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	0
capacitance	0.00001 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	3.8 mm
JESD-609 code	e3
length	6.2 mm
multi-layer	Yes
negative tolerance	2%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	Radial
method of packing	TR
positive tolerance	2%
Rated (DC) voltage (URdc)	3600 V
series	CPX(LEADED)
size code	2426
Temperature characteristic code	P100
Temperature Coefficient	100ppm/Cel ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
width	6.6 mm

Preview

Download Datasheet

View All

CPX Series

RF Power Capacitors

ESCRIPTION

Low ESR/ESL

Porcelain Capacitors

Excellent characteristics in current, voltage

and power with high Q factor

PPLICATIONS

•

RF Power Amplifiers

Industrial (Plasma Chamber)

Medical (MRI Coils)

IRCUIT APPLICATIONS

•

DC Blocking

Matching Networks

Tuning and Coupling

I. E

LECTRICAL SPECIFICATIONS

Parameter

Capacitance

Tolerances

Working Voltage (WVDC)

Temperature Coefficient

Insulation Resistance

Dielectric Withstanding

(test voltage applied for 5 seconds)

Aging

Piezo Effects

Value

0.5 to 2'700 pF

B, C, D below 10 pF

F, G, J, K, M above 10 pF

see Capacitance Value chart

100 +/-30ppm/° -55° to +125°

10 MΩ min @ 25° at rated WVDC

10 MΩ min @ 125° at rated WVDC

2.0 x WVDC for WVDC

≤

500V

1.5 x WVDC for 500V < WVDC

≤

2’500V

1.3 x WVDC for WVDC > 2’500V

none

II. M

ECHANICAL SPECIFICATIONS

Parameter

Case Size

Value

Comment

2225

NB:

- all the terminations are backward compatible and lead-free.

- the non-magnetic terminations are all Magnetism-free Rated.

certified®

ITAR

Free

CPX.doc - Ed.30

TEMEX CERAMICS reserves the right to modify herein specifications and information at any time when necessary to provide optimum performance and cost.

Recommended Resources

Darkroom exposure timer light circuit

priority decider circuit

Integrated potentiometer circuit for volume tone and equalization control

Cable TV supplementary channel receiving circuit

820e computer motherboard circuit diagram_13

Computer motherboard circuit diagram 820 1_32

I would like to ask about the Modelsim post-simulation error: [p=20, null, left][color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif][color=#494949][font=Arial, 宋体][size=12px]The simulation timing and functions before the program are correct[/size][/fon...; godjohsn FPGA/CPLD

How to read and save the unencrypted 149 chip code: As the title says. Can IAR read and save the unencrypted 149 chip? What format is it in?...; votex威 Microcontroller MCU

After reading Freescale's new rules, is there anything you don't want to do?: [i=s]This post was last edited by paulhyde on 2014-9-15 03:42[/i]After reading the rules of the new Freescale smart car competition, do you feel stressed? I can’t afford to hurt my electromagnetic chi...; 小小白 Electronics Design Contest

Hierarchical structure of embedded system software: The hierarchical structure of embedded system software has the embedded software layer of the operating system: Driver layer Program Real-time operating system (RTOS) Operating system application prog...; 空气 Embedded System

My sensortag finally arrived. Unboxing and downloading the CC2650STK SimpleLink SensorTag APP: [size=6][b]Specially bold, it is easier to see the download link now[/b][/size] [size=6][color=Red][b]CC2650STK SimpleLink SensorTag APP Download[/b][/color][/size]...; kejoy Wireless Connectivity

Allow Verilog to display state names when simulating state machines: Situation: When we use Verilog to code state machines, we usually use parameters to define the state names, so that we will not be confused by the string of 10s when writing Case statements. However, ...; eeleader FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components