EEWORLDEEWORLDEEWORLD

Part Number

Search

ECS-240-20-20BM-AKS-TR

Description
Parallel - Fundamental Quartz Crystal,
CategoryPassive components    Crystal/resonator   
File Size358KB,2 Pages
ManufacturerECS
Websitehttp://www.ecsxtal.com/
Environmental Compliance
Download Datasheet Parametric View All

ECS-240-20-20BM-AKS-TR Overview

Parallel - Fundamental Quartz Crystal,

ECS-240-20-20BM-AKS-TR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7197502024
package instructionSMD, 4 PIN
Reach Compliance Codecompliant
YTEOL6.88
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.001%
frequency tolerance25 ppm
JESD-609 codee4
load capacitance20 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency24 MHz
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
physical size7.0mm x 5.0mm x 1.3mm
Series resistance40 Ω
surface mountYES
Terminal surfaceGold (Au)
CSM-8M
SMD CRYSTAL
The CSM-8M is a miniature SMD Crystal with a 7.0 x 5.0 mm
footprint. This seam welded metal lid/ceramic package crystal is
ideal for PCMIA ethernet applications.
CSM-8M SMD CRYSTAL
Request a Sample
OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS
PARAMETERS
Frequency
Mode of Oscillation
Frequency Tolerance*
Frequency Stability*
Shunt Capacitance
Load Capacitance
Drive Level
Operating Temperature*
Storage Temperature
Aging (First Year)
Fundamental
@ +25°C
-10 ~ +70°C
CONDITIONS
MIN
CSM-8M
TYP
MAX
UNITS
42.000
± 30
± 50
5
MHz
ppm
ppm
pF
pF
μW
°C
°C
ppm
6.000
Co
Specify in P/N
D
L
T
opr
T
stg
@ +25°C ±3°C
Frequency (MHz)
6.000 ~ 7.999
8.000 ~ 15.999
16.000 ~ 42.000
-10
-55
8
20
Compact and Low Profile
RoHS Compliant
MSL: 1
Lead Finish: Au
Series
100
+70
+125
±5
DIMENSIONS (mm)
ESR Ω Max.
70
60
40
Pad Connections
1
In/Out
2
Gnd
3
Out/In
4
Gnd
Figure 1)
Top, Side, and Bottom
Crystal is symmetrical, pad 1 & 3 are interchangeable.
Chamfer on the bottom pad has no electrical
significance.
Figure 2)
Suggested land
pattern
PART NUMBERING GUIDE: Example ECS-200-20-20BM-TR
ECS - FREQUENCY ABBREVIATION
LOAD
CAPACITANCE
20 = 20 pF
S = Series
PACKAGE
Tolerance
20BM =
CSM-8M
Blank = Std
A = ± 25
ppm
J = ± 20
ppm
R = ± 15
ppm
C = ± 10
ppm
AVAILABLE OPTIONS
Stability
Blank= Std
D= ±100 ppm
E = ± 50 ppm
G = ± 30 ppm
H = ± 25 ppm
T = ± 20 ppm
W = ±15 ppm
K = ± 10 ppm
PACKAGING
Temp Range
Blank= Std
L = -10 ~ +70°C
M = -20 ~ +70°C
Y = -30 ~ +85°C
N = -40 ~ +85°C
P = -40 ~ +105°C
S = -40 ~ +125°C
U = -55 ~ +125°C
TR =
Tape
& Reel
1K/Reel
ECS
200 = 20.000 MHz
See P/N Guide
* Specify available options in P/N.
Contact ECS for availability over extended temp range.
Rev.2017
15351 West 109
th
Street
|
Lenexa, KS 66219
|
Phone: 913.782.7787
|
Fax: 913.782.6991
|
www.ecsxtal.com

Recommended Resources

[Help] Da Vinci DSP algorithm packaging?
Da Vinci DSP algorithm encapsulation. This is my first time developing a DSP algorithm. How can I encapsulate it in xDM? I have packaged the algorithm library into a library file in CCS. The three int...
breeze505 DSP and ARM Processors
After reading this article, you can get started with optocouplers (fine)
Netizens who have watched it have some opinions....
安_然 Analog electronics
Intel monopolizes Chinese samples: 7-Up reveals the inside story of being punished and downgraded
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:58[/i] Although the "hidden rules" in the PC processor industry have long been an "open secret", Mao Junbiao, vice president of Hedy's ...
探路者 Mobile and portable
Problems porting TI's zigbee protocol stack to LM3S3739?
TI's zigbee protocol stack has problems when porting from LM3S8962 to LM3S3739? Can anyone tell me what the reason is? The picture is in the attachment, and it will not upload the picture....
yuchenglin Microcontroller MCU
Ask for help from God
[color=#333333]I would like to ask the experts whether OPT101 is used to measure the frequency of incident light. Does it output different voltages for incident light of different frequencies or outpu...
LZQMTB 51mcu
Syplify Synthesizer Review
The two most important indicators for evaluating the quality of synthesis are whether the speed is fast and whether the area is small; synplify is a logic synthesis tool specifically for FPGA/ CPLD ; ...
eeleader FPGA/CPLD

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2490  97  815  2129  1379  51  2  17  43  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号