EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

BLU2512-1620-CT5W

Description
Fixed Resistor, Thin Film, 1W, 162ohm, 200V, 0.25% +/-Tol, 5ppm/Cel, 2512,
CategoryPassive components    The resistor   
File Size342KB,1 Pages
ManufacturerRCD Components Inc.
Websitehttp://www.rcdcomponents.com/
Environmental Compliance
Download Datasheet Parametric View All

BLU2512-1620-CT5W Overview

Fixed Resistor, Thin Film, 1W, 162ohm, 200V, 0.25% +/-Tol, 5ppm/Cel, 2512,

BLU2512-1620-CT5W Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid739371699
Reach Compliance Codecompliant
Country Of OriginTaiwan
ECCN codeEAR99
YTEOL7.5
Other featuresULTRA PRECISION
structureRectangular
JESD-609 codee3
Installation featuresSURFACE MOUNT
Number of terminals2
Maximum operating temperature155 °C
Minimum operating temperature-55 °C
Package height0.61 mm
Package length6.3 mm
Package formSMT
Package width3.2 mm
method of packingTR
Rated power dissipation(P)1 W
Rated temperature70 °C
resistance162 Ω
Resistor typeFIXED RESISTOR
size code2512
surface mountYES
technologyTHIN FILM
Temperature Coefficient5 ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
Tolerance0.25%
Operating Voltage200 V
Solution to gedit not working in Ubuntu
Solution to gedit not working in UbuntuCategory: LINUXAfter su root, the gedit command cannot be used. As shown in the figure:jerry@jerry:~$ su rootpassword:root@jerry:/home/jerry# lsDesktop linux-2.6...
regove Linux and Android
CC2530 Download Board/Base
The project requires that the program cannot be downloaded on the product board, so it must be downloaded before welding. Therefore, I am looking for a CC2530/pin40 base. I would like to ask for advic...
DILIDILI RF/Wirelessly
About btfss and btfsc instructions
As shown in the figure, why the program can only display one number and not two numbers alternately....
windirection Microchip MCU
The clock clk is generated by the input a and b AND gate. How to program it as the clock signal of the D flip-flop in VHDL?
The clock clk is generated by the AND gate of input quantities a and b. How to program it as the clock signal of the D flip-flop in VHDL? It seems that clk cannot be defined as a variable or signal ty...
wuweiliang FPGA/CPLD
Rail pressure sensor
Have you ever made this product? Please share your experience....
zhaochong110 Sensor

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 896  2399  624  2447  2067  19  49  13  50  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号