B32924C3155K289 datasheet, PDF

B32924C3155K289: DescriptionCAPACITOR, METALLIZED FILM, POLYPROPYLENE, 1.5uF, THROUGH HOLE MOUNT, RADIAL LEADED; CategoryPassive components capacitor; File Size319KB，8 Pages; ManufacturerTDK Corporation; Websitehttp://www.tdk.com; Environmental Compliance

Download Datasheet Parametric View All

B32924C3155K289 Overview

CAPACITOR, METALLIZED FILM, POLYPROPYLENE, 1.5uF, THROUGH HOLE MOUNT, RADIAL LEADED

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	2073760704
package instruction	,
Reach Compliance Code	not_compliant
Other features	RATED AC VOLTAGE (V): 305, SAFETY CLASS X2
capacitance	1.5 µF
Capacitor type	FILM CAPACITOR
dielectric materials	POLYPROPYLENE
JESD-609 code	e3
Manufacturer's serial number	B32924
Installation features	THROUGH HOLE MOUNT
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Package shape	RECTANGULAR PACKAGE
method of packing	AMMO PACK
positive tolerance	10%
Guideline	IEC60384-14
surface mount	NO
Terminal surface	MATTE TIN
Terminal shape	WIRE

Film Capacitors

EMI Suppression Capacitors (MKP)

Series/Type:

Date:

B32921C/D ... B32926C/D

February 2008

information contained therein without EPCOS' prior express consent is prohibited.

FPGA_100 Days_Real-time Clock Design: FPGA_100 Days Journey_Real Time Clock Design.pdf...; zxopenljx FPGA/CPLD

The course is almost over and I want to find a place to practice and improve my skills: The course is about to end, and I want to participate in some social practice. Where can I do an internship? I usually have more time... Job type: Internship area: Beijing Industry: Computer software ...; lsx2002 Embedded System

avr atmega128, can't call the delay program I wrote: I wrote a delay subroutine, but it doesn't work when I call it in the main program. However, I can use it by directly taking the delay statement in the delay program to the main program. And when call...; whllieying Microchip MCU

Help: Verilog ODDR2 usage problem: As the title says, when using ODDR2, I get an error Pack:2530 - The dual data rate register "fifo_up/ODDR2_inst" failed to join an OLOGIC component as required. I need help...; kuaileqisi FPGA/CPLD

Newbie help: Can the SD card be directly connected to the GPIO port of the DSP, or does it require a special interface? Please advise...; blue35sky DSP and ARM Processors

Altium Designer 16.1.10 full version shared download: [hide]Link: [url=http://pan.baidu.com/s/1skTvzyt]http://pan.baidu.com/s/1skTvzyt[/url] Password: mw15[/hide] [b][size=4][color=#ff0000]If you have any questions, you can add QQ: 40084563 for communica...; 小崇伟 PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components