501CPE332FS3HLE-ROHS datasheet, PDF

501CPE332FS3HLE-ROHS: DescriptionCeramic Capacitor, Ceramic,; CategoryPassive components capacitor; File Size2MB，34 Pages; ManufacturerEXXELIA Group; Environmental Compliance

Download Datasheet Parametric View All

501CPE332FS3HLE-ROHS Overview

Ceramic Capacitor, Ceramic,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7198351978
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6
capacitance	0.0033 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	4.5 mm
length	10.5 mm
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR
positive tolerance	1%
Rated (DC) voltage (URdc)	500 V
surface mount	YES
Temperature characteristic code	CP
Temperature Coefficient	100+/-30ppm/Cel ppm/°C
Terminal shape	FLAT
width	9.5 mm

∑ -μ02 HELP2416 Development environment construction: Linux tool construction: [i=s]This post was last edited by DavidZH on 2014-7-10 00:12[/i] [size=5]1. Installation environment: VM10+Ubuntu 10.0 2. Tools needed to be installed: Samba server; tftp server[/size] [color=yellow][...; DavidZH Embedded System

Frescale Marsboard development board Tianjian 2440 Rockchip quad-core 2G memory development board: [color=#333333][font=Arial]Second-hand Marsborad accessories fully functional without LCD 300 Taobao[/font][/color] [color=rgb(0, 112, 175)][font=Arial][url=http://2.taobao.com/item.htm?spm=2007.10006...; 冷色调123 Buy&Sell

About the voltage division problem of ACS712 detection current: [size=6]I use the ACS712 Hall current detection chip for current detection and input the voltage into the DSP28335. The output voltage needs to be divided to get a voltage below 3V. Now I use the resi...; garyjhon Analog electronics

Design of UART: Does anyone know how to design a UART circuit using FPGA? In addition to the start and end bits of each byte during transmission, how should its transmission protocol be designed? If sending using the...; heningbo FPGA/CPLD

Urgent help!: I encountered this situation when using ccsv5.3. After connecting to the development version, it will prompt update, and then this appears: MSP-FET430UIF Firmware erased - Bootloader active. What is t...; fy861123 Microcontroller MCU

TI Reading: How voltage reference affects ADC performance, Part 1: [i=s]This post was last edited by dontium on 2015-1-23 11:40[/i] This is the English version. I didn’t find a Chinese version. If someone has made a Chinese version, please post it here as a contribut...; 安_然 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components