500T5AN332FR4CT datasheet, PDF

500T5AN332FR4CT: DescriptionCeramic Capacitor, Ceramic, 50V, 1% +Tol, 1% -Tol, NP0, -/+30ppm/Cel TC, 0.0033uF, 5010,; CategoryPassive components capacitor; File Size348KB，2 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

500T5AN332FR4CT Overview

Ceramic Capacitor, Ceramic, 50V, 1% +Tol, 1% -Tol, NP0, -/+30ppm/Cel TC, 0.0033uF, 5010,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	257201621
package instruction	, 5010
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.4
capacitance	0.0033 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	12.7 mm
length	12.7 mm
negative tolerance	1%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	Radial
positive tolerance	1%
Rated (DC) voltage (URdc)	50 V
series	TEMP-200
size code	5010
Temperature characteristic code	NP0
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal pitch	10.16 mm
width	2.54 mm

Please help me, why can't the HEX digital tube and OUTS simulation be done? A novice needs help.: module dj (clk_27m,rst_n,fangxiang,sudu,outf,outs,count_gd,HEX1,HEX2,HEX3,HEX4);input clk_27m;input rst_n;input fangxiang;input sudu;input count_gd;output outf,outs;output [6:0]HEX1,HEX2,HEX3,HEX4;reg...; 关耳008 FPGA/CPLD

The problem of signal output affecting the circuit!: I encountered a strange problem. If I assign a signal in the circuit to an output pin, the logic of the entire circuit is wrong. (If it is not output, the logic is correct when observed through other ...; eeleader FPGA/CPLD

A low power consumption reference voltage circuit operating in subthreshold region: A low power consumption reference voltage circuit operating in subthreshold region...; linda_xia Analog electronics

Playing with Zynq Serial 44——[ex63] Image smoothing processing of MT9V034 camera: 1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...; ove学习使我快乐 FPGA/CPLD

Need code urgently: Can anyone tell me the code to collect carbon monoxide concentration?...; 懵懂的小孩子 51mcu

[2022 Digi-Key Innovation Design Competition] Material Unboxing STM32H745I-DISCO: First of all, I would like to thank Digi-KeyEEWORLD for providing the opportunity. I placed an order with Digi-Key on the evening of June 15th, and received a notification from SF-Express on the 27th ...; Juggernaut DigiKey Technology Zone

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components