V58C2256404SBLS5B datasheet, PDF

Datasheet> All Categories > storage> storage> V58C2256404SBLS5B

V58C2256404SBLS5B: DescriptionDDR DRAM, 64MX4, 0.65ns, CMOS, PBGA60, MO-233, FBGA-60; Categorystorage storage; File Size983KB，62 Pages; ManufacturerProMOS Technologies Inc

Download Datasheet Parametric View All

V58C2256404SBLS5B Overview

DDR DRAM, 64MX4, 0.65ns, CMOS, PBGA60, MO-233, FBGA-60

V58C2256404SBLS5B Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	ProMOS Technologies Inc
Parts packaging code	BGA
package instruction	TBGA, BGA60,9X12,40/32
Contacts	60
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	0.65 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	200 MHz
I/O type	COMMON
interleaved burst length	2,4,8
JESD-30 code	R-PBGA-B60
JESD-609 code	e0
length	13 mm
memory density	268435456 bit
Memory IC Type	DDR DRAM
memory width	4
Number of functions	1
Number of ports	1
Number of terminals	60
word count	67108864 words
character code	64000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	64MX4
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TBGA
Encapsulate equivalent code	BGA60,9X12,40/32
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	2.6 V
Certification status	Not Qualified
refresh cycle	8192
Maximum seat height	1.2 mm
self refresh	YES
Continuous burst length	2,4,8
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.5 V
Nominal supply voltage (Vsup)	2.6 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	8 mm
Base Number Matches	1

Preview

Download Datasheet

View All

V58C2256(804/404/164)SB

HIGH PERFORMANCE 256 Mbit DDR SDRAM

4 BANKS X 8Mbit X 8 (804)

4 BANKS X 4Mbit X 16 (164)

4 BANKS X 16Mbit X 4 (404)

DDR400A

Clock Cycle Time (t

CK2

)

Clock Cycle Time (t

CK2.5

)

Clock Cycle Time (t

CK3

)

System Frequency (f

CK max

)

7.5 ns

5ns

200 MHz

DDR400A

7.5 ns

6ns

5ns

200 MHz

DDR333B

7.5 ns

6 ns

166 MHz

DDR266A

7.5ns

7ns

143 MHz

Features

■

High speed data transfer rates with system frequency

up to 200 MHz

■

Data Mask for Write Control

■

Four Banks controlled by BA0 & BA1

■

Programmable CAS Latency: 2, 2.5, 3

■

Programmable Wrap Sequence: Sequential

or Interleave

■

Programmable Burst Length:

2, 4, 8 for Sequential Type

2, 4, 8 for Interleave Type

■

Automatic and Controlled Precharge Command

■

Power Down Mode

■

Auto Refresh and Self Refresh

■

Refresh Interval: 8192 cycles/64 ms

■

Available in 66-pin 400 mil TSOP or 60 Ball FBGA

■

SSTL-2 Compatible I/Os

■

Double Data Rate (DDR)

■

Bidirectional Data Strobe (DQS) for input and output

data, active on both edges

■

On-Chip DLL aligns DQ and DQs transitions with CK

transitions

■

Differential clock inputs CK and CK

■

Power Supply 2.5V ± 0.2V

■

Power Supply 2.6V ± 0.1V for DDR400

*Note: (-5B) Supports PC3200 module with 2.5-3-3 timing

(-5) Supports PC3200 module with 3-3-3 timing

(-6) Supports PC2700 module with 2.5-3-3 timing

(-7) Supports PC2100 module with 2-2-2 timing

Description

The V58C2256(804/404/164)SB is a four bank DDR

DRAM organized as 4 banks x 8Mbit x 8 (804), 4 banks x

4Mbit x 16 (164), or 4 banks x 16Mbit x 4 (404). The

V58C2256(804/404/164)SB achieves high speed data

transfer rates by employing a chip architecture that

prefetches multiple bits and then synchronizes the output

data to a system clock.

All of the control, address, circuits are synchronized

with the positive edge of an externally supplied clock. I/O

transactions are occurring on both edges of DQS.

Operating the four memory banks in an interleaved

fashion allows random access operation to occur at a

higher rate than is possible with standard DRAMs. A se-

quential and gapless data rate is possible depending on

burst length, CAS latency and speed grade of the device.

Device Usage Chart

Operating

Temperature

Range

0°C to 70°C

Package Outline

JEDEC 66 TSOP II

60 FBGA

•

CK Cycle Time (ns)

-5B

•

Power

-7

•

-5

•

-6

•

Std.

•

Temperature

Mark

Blank

V58C2256(804/404/164)SB Rev.1.0 November 2003

Recommended Resources

Electric iron automatic temperature adjustment principle circuit diagram

Stereo power amplifier output circuit using TDA2004 02

Negative voltage output switching regulator circuit diagram

Four types of DC conversion boost power supply circuit diagrams

Selective conversion amplifier with noise suppression circuit

AC coupled audio amplifier circuit

Looking for an AMI model of DSP 6678 for simulation purposes: I recently designed a TMS320C6678 board and planned to simulate it at high speed. I can't find a model of the high-speed line. Can any expert help me? Thank you very much....; xxf爱电子 DSP and ARM Processors

Introduction to Driver Assistance System DAS: The power-assisted braking system originally installed on passenger cars and trucks, although all of them are mechanical structures, is usually referred to as DAS. Of course, the content of this term ...; frozenviolet Automotive Electronics

Help... Help... Thank you all... Urgent...: I am a novice and just started to develop Windows CE programs. When I deployed, I got an error like this... Could you please tell me what the error message is: The specified file is not a valid CE boo...; naphu Embedded System

Using H6101 to make 12-85V to 5V2.1A electric vehicle controller with 92% efficiency, step-down and constant voltage: I spent an afternoon to adjust the 12-85V input electric vehicle mobile phone car charger test board with this H6101 100V step-down constant voltage and constant current IC from Shenzhen Huixinchen El...; 940582232 Power technology

(Repost) DSP learning points: From the beginning of the year to now, I have been in contact with DSP for half a year. Since there is no one to guide me in the company, I have not achieved any great results in such a long time, and...; DSP16 DSP and ARM Processors

Model aircraft motor: How to use 51 to drive the motor of a model helicopter? The current required is too large, 2-3A. The general driver board is too large and the current cannot reach it. Is there any good way? Can MOS t...; 溢寒 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components