EEWORLDEEWORLDEEWORLD

Part Number

Search

B80546KG0961M

Description
RISC Microprocessor, 32-Bit, 3400MHz, CMOS, PPGA604,
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size3MB,96 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Download Datasheet Parametric View All

B80546KG0961M Overview

RISC Microprocessor, 32-Bit, 3400MHz, CMOS, PPGA604,

B80546KG0961M Parametric

Parameter NameAttribute value
Objectid1167370264
Parts packaging codePGA
package instructionSPGA, PGA604,25X31,50
Contacts604
Reach Compliance Codecompliant
YTEOL0
bit size32
JESD-30 codeR-PPGA-P604
Number of terminals604
Package body materialPLASTIC/EPOXY
encapsulated codeSPGA
Encapsulate equivalent codePGA604,25X31,50
Package shapeRECTANGULAR
Package formGRID ARRAY, SHRINK PITCH
Certification statusNot Qualified
speed3400 MHz
Maximum slew rate120000 mA
Nominal supply voltage1.2 V
surface mountNO
technologyCMOS
Terminal formPIN/PEG
Terminal pitch1.27 mm
Terminal locationPERPENDICULAR
uPs/uCs/peripheral integrated circuit typeMICROPROCESSOR, RISC
Intel® Xeon™ Processor with 800 MHz
System Bus
Datasheet
Product Features
Available at 2.80, 3, 3.20, 3.40, 3.60 GHz
90 nm process technology
Dual processing server/workstation support
Binary compatible with applications
running on previous members of Intel’s
IA-32 microprocessor line
Intel® NetBurst™ micro-architecture
Hyper-Threading Technology
Hardware support for multithreaded
applications
Faster 800 MHz system bus
Rapid Execution Engine: Arithmetic Logic
Units (ALUs) run at twice the processor
core frequency
Hyper Pipelined Technology
Advanced Dynamic Execution
Very deep out-of-order execution
Enhanced branch prediction
Includes 16-KB Level 1 data cache
Intel® Extended Memory 64 Technology
1-MB Advanced Transfer Cache (On-die,
full speed Level 2 (L2) Cache) with 8-way
associativity and Error Correcting Code
(ECC)
Enables system support of up to 64 GB of
physical memory
144 Streaming SIMD Extensions 2 (SSE2)
instructions
13 Streaming SIMD Extensions 3 (SSE3)
instructions
Enhanced floating-point and multimedia
unit for enhanced video, audio, encryption,
and 3D performance
System Management mode
Thermal Monitor
Machine Check Architecture (MCA)
Demand-Based Switching (DBS) with
Enhanced Intel SpeedStep® Technology
The Intel® Xeon™ processor with 800 MHz system bus is designed for high-performance
dual-processor workstation and server applications. Based on the Intel® NetBurst™ micro-
architecture and the Hyper-Threading Technology, it is binary compatible with previous Intel
Architecture (IA-32) processors. The Intel Xeon processor with 800 MHz system bus is scalable
to two processors in a multiprocessor system providing exceptional performance for applications
running on advanced operating systems such as Windows XP*, Windows Server* 2003, Linux*,
and UNIX*.
The Intel Xeon processor with 800 MHz system bus
delivers compute power at unparalleled value and
flexibility for powerful workstations, internet
infrastructure, and departmental server applications. The
Intel NetBurst micro-architecture and Hyper-Threading
Technology deliver outstanding performance and
headroom for peak internet server workloads, resulting in
faster response times, support for more users, and
improved scalability.
Document Number: 302355-001
June 2004
DIY Digital Hygrometer Information Summary
[Sensor information] I'd like to share with you the Chinese information and code of the temperature and humidity sensor SHT21: https://bbs.eeworld.com.cn/thread-107984-1-3.html [Information set] C8051...
小志 DIY/Open Source Hardware
BeagleBone-based WIFI communication
Author: chenzhufly QQ: 36886052 (Please indicate the source when reprinting) Hardware environment:BeagleBone Wireless network card: TL-WN321G+ Operating system:linux-3.1.0-psp04.06.00.03.sdk1. The Lin...
chenzhufly DSP and ARM Processors
I have an exam tomorrow! I need help with MSC51 exercises!! Please help me!
The problem is as follows: There is an external interrupt source connected to the INT0 non-terminal. When there is an interrupt request, the CPU is required to transfer a 50-byte data block starting f...
jianqiang2 51mcu
How to make nWave display the signal level when displaying the waveform
I have a question about viewing waveforms in Debussy's nWave. After I add a signal, there is no hierarchical name. It is all: signal_name1, signal_name2, signal_name3, etc. Can it be configured to hie...
eeleader FPGA/CPLD
VCXO output load
To design a loop filter, you need to know the input capacitance of the VCXO, but the manual only says output load = 30pF. Can anyone who knows what output load means?...
99186329 Analog electronics
The problem that the port cannot be used correctly when using the STM32F107 routine to apply to the STM32F103
When I first started learning STM32, I bought an ALIENTEK development board. I felt uncomfortable using registers, so I switched to learning library functions. I happened to have a routine for the She...
sinianhuan stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2796  1134  757  152  2108  57  23  16  4  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号