EEWORLDEEWORLDEEWORLD

Part Number

Search

5550Y200113NFCR

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.113uF, 5550,
CategoryPassive components    capacitor   
File Size151KB,4 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

5550Y200113NFCR Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.113uF, 5550,

5550Y200113NFCR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid873981789
package instruction, 5550
Reach Compliance Codecompliant
Country Of OriginMainland China
ECCN codeEAR99
YTEOL6.25
capacitance0.113 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
JESD-609 codee3
length14 mm
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, 13 Inch
positive tolerance1%
Rated (DC) voltage (URdc)200 V
series5550(200,FGJK,C0G)
size code5550
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
width12.7 mm
Multilayer
Summary
Ceramic
Capacitors
Technical
Definitions of Ultra-Stable and Stable
Multilayer Ceramic Capacitors are generally divided into classes
which are defined by the capacitance temperature characteristics
over specified temperature ranges.
These are designated by alpha numeric codes.
Code definitions are summarised below and are also available in the
relevant national and international specifications.
1. C0G - Ultra Stable Class 1 Ceramic (EIA Class 1)
Spec.
CECC
EIA
MIL
Classification
1B/CG
C0G (NP0)
CG (BP)
Temperature
range °C
-55 +125
-55 +125
-55 +125
Maximum
capacitance change
0 ± 30ppm/°C
0 ± 30ppm/°C
0 ± 30ppm/°C
Syfer
dielectric code
C
C
C
Capacitors within this class have a dielectric constant range from 10
to 100. They are used in applications which require ultra stable
dielectric characteristics with negligible dependence of capacitance
and dissipation factor with time, voltage and frequency. They
exhibit the following characteristics:-
a) Time does not significantly affect capacitance and dissipation
factor (Tan
δ)
– no ageing.
b) Capacitance and dissipation factor are not affected by voltage.
c) Linear temperature coefficient.
2. X7R – Stable Class II Ceramic (EIA Class II)
Maximum capacitance change %
over temperature range
No DC volt applied
±20
±15
±15
±15
±15
±20
Rated DC Volt
+20 -30
+15 -25
-
+15 -25
+20 -30
Syfer
dielectric
code
R
X
B
X
B
R
Spec.
CECC
Classification
2C1
2R1
2X1
X7R
BX
BZ
Temperature
range °C
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
EIA
MIL
Capacitors of this type have a dielectric constant range of 1000-
4000, and also have a non-linear temperature characteristic which
exhibits a dielectric constant variation of less than ±15% (2R1)
from its room temperature value, over the specified temperature
range. Generally used for by-passing (decoupling), coupling,
filtering, frequency discrimination, DC blocking and voltage transient
suppression with greater volumetric efficiency than Class l units,
whilst maintaining stability within defined limits.
Capacitance and dissipation factor are affected by:-
Time
(Ageing)
Voltage
(AC or DC)
Frequency
4
Discussing a MSP430F5504 power supply problem
I plan to use the MSP430F5xxx series of microcontrollers to make something in the near future. I am mainly attracted by its USB interface. Now let's discuss some technical reserves. The main requireme...
jishuaihu Microcontroller MCU
International roaming charges plunge, telecom charges cut across the board to break the ice
International roaming charges plunge, telecom charges cut across the board to break the ice 2006-7-13 On June 9, China Mobile announced to reduce the international roaming charges of Global Connect ac...
hkn RF/Wirelessly
FPGA key debounce
I work in the hardware industry. Recently, while learning about FPGA, I have not yet fully grasped the knowledge about key debounce. For example, debounce processing needs to be performed when a key i...
Fred_1977 FPGA/CPLD
FPGA Timing Synthesis Tutorial
[align=center][/align][align=left]下载如下:[/align][align=center][/align]...
caicaiwoshishui FPGA/CPLD
Headhunting position: US-funded RF IC company is recruiting FAE with high salary (Beijing)
I am a consultant for a headhunting company. I am currently commissioned by a well-known American RF IC company to urgently recruit a FAE in Beijing. Candidates are required to have rich experience in...
chenshitong Recruitment
Several solutions for mounting SMD on FPC
According to the requirements of mounting accuracy and the types and quantities of components, the commonly used solutions are as follows: Solution 1, multi-piece mounting: multiple FPCs are positione...
PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 942  116  2906  1800  2026  19  3  59  37  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号