EEWORLDEEWORLDEEWORLD

Part Number

Search

74VHC27N_Q

Description
Gate (AND/NOTAND/OR/NOR) trp 3-input nor gate
Categorysemiconductor    Other integrated circuit (IC)   
File Size281KB,9 Pages
ManufacturerFairchild
Websitehttp://www.fairchildsemi.com/
Download Datasheet Compare View All

74VHC27N_Q Overview

Gate (AND/NOTAND/OR/NOR) trp 3-input nor gate

74VHC27 — Triple 3-Input NOR Gate
December 2007
74VHC27
Triple 3-Input NOR Gate
Features
High speed: t
PD
=
4.1ns (typ) at T
A
=
25°C
Low power dissipation: I
CC
=
2µA (max) at T
A
=
25°C
High noise immunity: V
NIH
=
V
NIL
=
28% V
CC
(min.)
Power down protection is provided on all inputs
Low noise: V
OLP
=
0.8V (max.)
Pin and function compatible with 74HC27
General Description
The VHC27 is an advanced high speed CMOS 3-Input
NOR Gate fabricated with silicon gate CMOS technol-
ogy. It achieves the high-speed operation similar to
equivalent Bipolar Schottky TTL while maintaining the
CMOS low power dissipation.
The internal circuit is composed of 3 stages including
buffer output, which provide high noise immunity and
stable output. An input protection circuit insures that 0V
to 7V can be applied to the input pins without regard to
the supply voltage. This device can be used to interface
5V to 3V systems and two supply systems such as bat-
tery backup. This circuit prevents device destruction due
to mismatched supply and input voltages.
Ordering Information
Order Number
74VHC27M
74VHC27SJ
74VHC27MTC
Package
Number
M14A
M14D
MTC14
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150"
Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,
4.4mm Wide
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
All packages are lead free per JEDEC: J-STD-020B standard.
©1994 Fairchild Semiconductor Corporation
74VHC27 Rev. 1.4.0
www.fairchildsemi.com

74VHC27N_Q Related Products

74VHC27N_Q 74VHC27MTC_Q
Description Gate (AND/NOTAND/OR/NOR) trp 3-input nor gate Gate (AND/NOTAND/OR/NOR) trp 3-input nor gate
【Hanker TI M4】First time using Jlink is clone
[align=center][size=5]【Hanker TI M4】First Time Using[/size][/align] [align=left][size=3]It’s not easy to use Hanker for the first time,[/size][/align] [align=left][size=3]First of all, I forgot my Jli...
常见泽1 Microcontroller MCU
There is a problem that cannot be solved during PCB rule checking
Silkscreen Over Component Pads Constraint: (Collision < 0mm) Between Track (49.837mm,93.84mm)(49.837mm,98.34mm) Top Overlay And Pad SS-9(49.886mm,96.063mm) Multi-Layer [Top Overlay] to [Top Solder] cl...
哒哒哒达到 PCB Design
[RISC-V MCU CH32V103 Review] Driving OLED
I originally wanted to use the hardware IIC driver, but the program compiled correctly and my logic was correct. The problem was that I didn't know where the problem was. So let's just install the IIC...
hzz592788 Domestic Chip Exchange
New Class AB Amplifier Design
New Class AB Amplifier Design...
啊小罗 RF/Wirelessly
FRDM-K64F is configured as daplink, debugging nRF51822, and it crashes!
Configure FRDM-64K to DAPLINK, download the k20dx_frdmk64f_if_crc_legacy_0x5000.bin file!Then, cut off J11 on the board so that DAPLINK can debug the external chip (NRF51822) through J9, and then conn...
蓝雨夜 DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 265  2138  906  1287  1274  6  44  19  26  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号