EEWORLDEEWORLDEEWORLD

Part Number

Search

54242-808-24-2450

Description
Board Stacking Connector, 24 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,
CategoryThe connector    The connector   
File Size108KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54242-808-24-2450 Overview

Board Stacking Connector, 24 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,

54242-808-24-2450 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1627214891
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.38
body width0.169 inch
subject depth0.965 inch
body length2.4 inch
Body/casing typeRECEPTACLE
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (15) OVER NICKEL (50)/NICKEL PALLADIUM GOLD (15) OVER NICKEL (50)
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
DIN complianceNO
Filter functionNO
IEC complianceNO
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialPOLYETHYLENE
JESD-609 codee0
MIL complianceNO
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Mixed contactsNO
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
PCB contact row spacing5.461 mm
Plating thickness15u inch
Rated current (signal)3 A
GuidelineUL, CSA
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts24
UL Flammability Code94V-0
PDM: Rev:G
STATUS:
Released
Printed: Jun 13, 2008
.
AD information compilation
AD: Analog-to-digital conversion, converting analog signals into digital signals for easy processing by digital devices. Some AD posts on forums are sorted out, as well as some information collected f...
soso MCU
How to understand the sentence "Set Field Margin Level Command" in the chip manual?
As the title says, I don't know what this sentence means in terms of flash reading and writing settings. Please help me, thank you....
lshyu5 Embedded System
Help my classmate
Everyone please give me a thumbs up, thank you! [:$][^o)][8o|][:^)]...
wenchuenyi000 MCU
Ask: Multi-channel audio acquisition design solution
I want to make a set of hardware to realize 8-channel audio acquisition, and transmit it in real time through the network interface on the hardware (with the PC). Can anyone provide technical support?...
yuanwai001 DSP and ARM Processors
Altera series FPGA chip IP core detailed explanation.pdf
Altera series FPGA chip IP core detailed explanation .pdf...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2286  368  1147  2729  2865  47  8  24  55  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号