EEWORLDEEWORLDEEWORLD

Part Number

Search

XRD9836ACGTR-F

Description
IC 16b ccd/cis sig proc 48tssop
Categorysemiconductor    Analog mixed-signal IC   
File Size676KB,32 Pages
ManufacturerExar [Exar Corporation]
Environmental Compliance  
Download Datasheet Compare View All

XRD9836ACGTR-F Online Shopping

Suppliers Part Number Price MOQ In stock  
XRD9836ACGTR-F - - View Buy Now

XRD9836ACGTR-F Overview

IC 16b ccd/cis sig proc 48tssop

xr
JUNE 2003
XRD9836
16-BIT PIXEL GAIN AFE
REV. 1.0.0
GENERAL DESCRIPTION
The XRD9836 is a precision 16-bit analog front-end
(AFE) for use in 3-channel/1-channel CCD/CIS docu-
ment imaging applications. Pixel-by-pixel gain and
offset for each of the 3 channels are controlled using
a time multiplexed parallel input. Offset and Gain are
sequentially supplied for red, green, and blue. The
outputs from each of the three channels are transmit-
ted time multiplexed with the high order byte first fol-
lowed by the low order byte for red, blue and green.
FEATURES
16-bit resolution ADC, 30MHz Sampling Rate
10-bit accurate linear programmable gain range select-
able as either 2-to-20 V/V or 1-to-10 V/V per channel
Sampling rates from 1.0 MSPS to 10.0 MSPS per chan-
nel for 3 -Channel mode and up to 15.0 MSPS in single
channel mode.
Pixel-by-Pixel Offset and Gain control through a parallel
interface running at a maximum 60 Mbyte/sec. data rate
A microprocessor serial port to control various modes of
operation
Fixed Gain/Offset Mode (FGOM) or Pixel by Pixel Gain/
Offset Mode (PPGOM)
Alternate Pixel Offset Adjust Mode (APOAM)
Low Power CMOS=280mW (typ. @ 3V); Power-Down
Mode=1mW (typ. @ 3V with static clocks)
Single Power Supply (3.0 to 3.6 Volts) with Max CCD
input signal of 1V and reset pulse up to 0.5V
Fully-differential input pins and internal path
High ESD Protection: 2000 Volts Minimum
APPLICATIONS
Scanners, MFP’s
F
IGURE
1. B
LOCK
D
IAGRAM
IE
GRN+
RED-
RED+
GRN-
BLUE+
BLUE-
CAPP
CAPN
CMREF
REXT
BIAS
RED HIGH ORDER
ADC OUT
RED LOW ORDER
ADC OUT
ANALOG INPUTS
RED GAIN
REGISTER
RED OFFSET
REGISTER
Red Gain
10
10
Red Offset
RED
CDS &
PGA
Green
CDS &
PGA
BLUE
CDS &
PGA
XRD9836
M
U
X
16-BIT
30MHz
ADC
16
OFFSET/GAIN
INPUT
10
GREEN GAIN
Green Gain
REGISTER
10
10
GREEN OFFSET
REGISTER
Green Offset
BLUE GAIN
REGISTER
BLUE OFFSET
REGISTER
Blue Gain
10
10
Blue Offset
D
E
M
U
X
GREEN HIGH ORDER
ADC OUT
GREEN LOW ORDER
ADC OUT
BLUE HIGH ORDER
ADC OUT
BLUE LOW ORDER
ADC OUT
8
ADC
OUT
ADCLK
SERIAL PORT
SCLK
SDATA
LOAD
TIMING
VSAMP
BSAMP
LCLMP
3
3
POWER
2
2
Ognd
Avdd
Agnd
Ovdd
Dvdd Dgnd
Exar
Corporation 48720 Kato Road, Fremont CA, 94538
(510) 668-7000
FAX (510) 668-7017
www.exar.com

XRD9836ACGTR-F Related Products

XRD9836ACGTR-F XRD9836ACG-F
Description IC 16b ccd/cis sig proc 48tssop IC 16b ccd/cis sig proc 48tssop
[Serial] [ALIENTEK Battleship STM32 Development Board] STM32 Development Guide--Chapter 52 T9 Pinyin Input Method Experiment
[align=center][color=rgb(0,0,0)][backcolor=rgb(255,255,255)][b][color=#000000]Chapter 52 T9[/color] Pinyin Input Method Experiment[/b] [/align][align=left]In the previous chapter, we implemented handw...
正点原子 stm32/stm8
I may develop mobile phones in the next step, and I would like to ask you to recommend a suitable mobile phone. Thank you.
I will graduate next year and am now doing an internship at a company, mainly working on Oracle, MSSQL, and .NET. I plan to buy a new mobile phone between March and May next year. Considering that I m...
yuanyou Embedded System
Fuang Technology Shanghai Electronic Mall opened
Shanghai Fuang Electronic Technology Co., Ltd. is a company that provides customers with a full range of services for high-quality and cost-effective power solutions. It has three categories: switchin...
fuangkeji Power technology
How to debug power supply firmware using an oscilloscope?
[align=left][color=#000]In my opinion, an oscilloscope is the best tool for debugging analog power supplies, and this is also true for digitally controlled power supplies. Single-stepping through the ...
qwqwqw2088 Analogue and Mixed Signal
Does question B require that the board be horizontal when the coin is placed?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:57[/i] As the title...
bubing120 Electronics Design Contest
FPGA Verification Issues
Why does changing one module during FPGA verification affect the functions of other modules? (Note: the two modules are not related in any way). Sometimes adding a function or improving it will make a...
eeleader FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 174  2376  231  1094  1752  4  48  5  23  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号