EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TACHA16.384/12.288

Description
PLL/Frequency Synthesis Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size156KB,7 Pages
ManufacturerPericom Technology Inc
Download Datasheet Parametric View All

PT7V4050TACHA16.384/12.288 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TACHA16.384/12.288 Parametric

Parameter NameAttribute value
Objectid106664200
package instruction,
Reach Compliance Codeunknown
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
A function in ucos source code, please help me analyze it~~~
[size=3][color=#ff0000]The following is the source code of ucos_iii---the function of changing task priority. Can the great god explain the following places to me? Thank you~~~ [/color] [/size] void O...
liuchang--- Real-time operating system RTOS
Is there any simple way to make the program run in the internal RAM of STM32F+keil?
Currently running in FLASH, I feel the speed is a bit slow, I want to put it in the internal RAM to run to speed up, I wonder if there is any simple method without additional programming, such as whet...
simple stm32/stm8
How many terminals are connected to the coordinator?
In a star network, how many terminals can a coordinator actually connect to at most? Which setting can be changed to change this number?...
真求学者 RF/Wirelessly
DGUS T5UID1 implements modbus protocol
The 86 box has built-in 00 01 that supports the use of modbus (can be used as a slave or a host). Currently, it only supports 03 and 10H instructions. The default baud rate is 1115200, and the baud ra...
DWIN_IOT Industrial Control Electronics
Where should I start to learn about hardware?
I graduated from electronics, and my company is engaged in medical electronics equipment. I am temporarily responsible for hardware maintenance. Although I have someone to guide me, I still want to im...
qjc221 Embedded System
[FPGA code learning] FPGA implements binary frequency division
[size=4]I was bored today, so I copied a code for dividing by two to play with... [/size] [size=4]Frequency dividers can usually be implemented using counters. Dividing by two means counting the origi...
574433742 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2850  457  2352  2532  585  58  10  48  51  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号