Integrated Circuits Inc.
A
aP89341/170/085
PLUS MAKE YOUR PRODUCTION A-PLUS
VOICE OTP IC
aP89341
–
341sec
aP89170
–
170sec
aP89085
–
85sec
A
PLUS
INTEGRATED CIRCUITS INC.
Sales E-mail:
Address:
3 F-10, No. 32, Sec. 1, Chenggung Rd., Taipei,
Taiwan 115, R.O.C.
(115)台北市南港區成功路一段 32
號
3
樓之
10.
TEL:
886-2-2782-9266
FAX:
886-2-2782-9255
WEBSITE :
http: //www.aplusinc.com.tw
sales@aplusinc.com.tw
Support E-mail:
service@aplusinc.com.tw
Integrated Circuits Inc.
FEATURES
•
•
•
•
•
•
•
•
Standard CMOS process.
Embedded 8M/4M/2M EPROM.
aP89341/170/085
341/170/85 sec Voice Length at 6KHz sampling and 4-bit ADPCM compression.
Maximum 254 voice groups.
Combination of voice blocks to extend playback duration.
7680 table entries are available for voice block combinations.
User selectable PCM or ADPCM data compression
Three triggering modes are available (controlled by M1 and M0 input pins):
-
-
-
Key Trigger Mode (M1=0, M0=0) - S1 ~ S8 to trigger up to 32 voice groups; SBT
to trigger up to 254 voice groups sequentially.
CPU Parallel Trigger Mode (M1=0, M0=1)
–
S[8:1] services as 8-bits address to
trigger up to 254 voice groups with SBT goes HIGH to strobe the address bits.
CPU Serial Command Mode (M1=1, M0=0)
–
user commands are clocked serially
into the chip which enable user to fully control the operation of the chip.
•
•
•
•
•
•
•
•
•
•
Voice Group Trigger Options: Edge / Level; Hold / Un-hold; Retrigger / Non-retrigger.
Whole Chip Options: Ramp / No-ramp; Output Options; Long / Short debounce time.
Optional 16ms or 65us (@ 8KHz sampling rate) selectable debounce time
RST pin set to HIGH to stop the playback at once
Three user programmable outputs for STOP pulse, BUSY signal and flashing LED.
Built-in oscillator to control sampling frequency with an external resistor
2.2V
–
3.6V single power supply and < 5uA low stand-by current
PWM Vout1 and Vout2 drive speaker directly
D/A COUT pin drives speaker through an external BJT
Development System support voice compilation.
DESCRIPTION
aP89341/170/085 series high performance Voice OTP is fabricated with Standard CMOS process with
embedded 8M/4M/2M bits EPROM. It can store up to 341/170/85 sec voice message with 4-bit
ADPCM compression at 6KHz sampling rate. 8-bit PCM is also available as user selectable option.
Three trigger modes, simple Key trigger mode, Parallel CPU trigger mode and CPU serial command
mode, facilitate different user interface. User selectable triggering and output signal options provide
maximum flexibility to various applications. Built-in resistor controlled oscillator, 8-bit current mode
D/A output and PWM direct speaker driving output minimize the number of external components. PC
controlled programmer and developing software are available.
Ver 3.1
1
Oct 09, 2008
Integrated Circuits Inc.
aP89341/170/085
PIN NAMES
PIN
(24-pin)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19 ~ 24
Ver 3.1
Playback
Mode
S7
S8
VSS
VOUT1
VOUT2
VDD
AVDD
VPP
OSC
COUT
AVSS
OUT3
OUT2
OUT1
RST
SBT
M1
M0
S1~S6
OTP
Program
Mode
IO6
IO7
VSS
-
-
VDD
AVDD
VPP
ACLK
-
AVSS
-
SIO
OEB
DCLK
PGM
M1
M0
IO0~IO5
Description
Trigger pin (I/O pin with internal pull-down)
Trigger pin (I/O pin with internal pull-down)
Ground
PWM output to drive speaker directly
PWM output to drive speaker directly
Supply voltage
Analog supply voltage
Supply voltage for OTP programming
Oscillator input
D/A current output
Analog ground
Programmable output (I/O pin)
Programmable output (I/O pin)
Programmable output (I/O pin)
Reset pin (input pin with internal pull-down)
Trigger pin (I/O pin with internal pull-down)
Mode select pin 1 (input with internal pull-down)
Mode select pin 0 (input with internal pull-down)
Trigger input (I/O pin with internal pull-down)
2
Oct 09, 2008
Integrated Circuits Inc.
PIN DESCRIPTIONS
aP89341/170/085
S1 ~ S8
Input Trigger Pins:
- In Key Trigger Mode, S1 to S8 is used to trigger the first 32 out of the total 254 Voice Groups .
- In CPU Parallel Command Mode, S1 to S8 serve as Voice Group address inputs for 254 Voice
Groups with S1 as LSB and S8 as MSB.
- In CPU Serial Command Mode, S1 is Chip Select (SC) pin to initiate the command input. S2 is
the Serial Clock (SCK) pin which clocks the input command and data bits into the chip. S3 is the
Data In (DI) pin in which command and data bits are shifted input into the chip.
- In OTP Programming Mode, S1 to S8 are used as data I/O pins.
SBT
Input Trigger Pin:
- In Key Trigger Mode, this pin is trigger pin to trigger the playback of Voice Groups one by one
sequentially.
- In CPU Parallel Command Mode, this pin is used as address strobe to latch the Voice Group
address input at S1 to S8 and starts the voice playback.
- In OTP Programming Mode, this pin is used as PGM signal.
VDD and AVDD
Power Supply Pins: These two pins must be connected together to the positive power supply.
VSS and AVSS
Power Ground Pins: These two pins must be connected to the power ground.
M0 and M1
Operating Mode Setting Pins:
- M1=0, M0=0 set the chip into Key Trigger Mode
- M1=0, M0=1 set the chip into CPU Parallel Command Mode
- M1=1, M0=0 set the chip into CPU Serial Command Mode
- M1=1, M0=1 set the chip into OTP Programming Mode
VOUT1 and VOUT2
Digital PWM output pins which can drive speaker and buzzer directly for voice playback.
OSC
During voice playback, an external resistor is connect between this pin and the VDD pin to set the
sampling frequency. In OTP Programming Mode, this is the ACLK input signal.
VPP
During voice playback, this pin must be connected together with VDD to the positive power supply
voltage. In OTP Programming Mode, this pin is connected to a separate 6.5V power supply voltage
for EPROM programming.
OUT1, OUT2 and OUT3
- In Key Trigger Mode and CPU Parallel Command Mode, these pins are user programmable pins
for the STOP pulse, BUSY and LED signals.
- In CPU Serial Command Mode, OUT1, OUT2 and OUT3 are fixed as BUSY, POUT and FULL
status output which tell the status of the chip operation. POUT can be further configurable to
BUSYB, 8K, 4K, 2K, 1K, 16Hz, 1M and EMPTY (or FULLB).
- During OTP programming, OUT1 serves as OEB while OUT2 serves as SIO (serial data IO).
COUT
Analog 8-bit current mode D/A output for voice playback
RST
Chip reset in playback mode or DCLK pin in OTP programming mode.
Ver 3.1
3
Oct 09, 2008
Integrated Circuits Inc.
VOICE SECTION COMBINATIONS
aP89341/170/085
Voice files created by the PC base developing system are stored in the built-in EPROM of the
aP89341/170/085 chip as a number of fixed length Voice Blocks. Voice Blocks are then selected and
grouped into Voice Groups for playback. Up to 254 Voice Groups are allowed. A Voice Block Table
is used to store the information of combinations of Voice Blocks and then group them together to form
Voice Group.
Chip
Memory size
Max no. of Voice Block
Max. no. of Voice Group
No of Voice Table entries
Voice Length
(@ 6KHz 4-bit ADPCM)
aP89341
8M bits
2016
254
7680
341 sec
aP89170
4M bits
992
254
7680
170 sec
aP89085
2M bits
480
254
7680
85 sec
Example of Voice Block Combination
Assume here we have three voice files, they are
“How
are You?”, Sound Effect and Music. Each of
the voice file is divided into a number of fixed length Voice Block and stored into the memory.
Voice File 1 -
“How
are You?” is stored in Voice Block B0 to B12.
Voice File 2 - Sound Effect is stored in Voice Block B13 to B15.
Voice File 3 - Music is Voice Block B16 to B40.
Voice Blocks are grouped together using Voice Table to form Voice Group for playback:
Group no.
Group 1
Group 2
Group 3
Group 4
Voice Group contents
“How
are You?”
Sound Effect +
“How
are You?”
“How
are You?” + Music
Music
Voice Table Entries
B0
…
B12
B13
…
B15 + B0
…
B12
B0
…
B12 + B16
…
B40
B16
…
B40
Voice Data Compression
Voice File data is stored in the on-chip EPROM as either 4-bit ADPCM or 8-bit PCM format. Voice
data stored as 4-bit ADPCM provides 2:1 data compression which can save 50% of memory space.
On the other hand, voice data are stored as 8-bit PCM format means no data compression is employed
but voice playback quality will be better.
Ver 3.1
4
Oct 09, 2008
京公网安备 11010802033920号
EEWORLD
