APA600-CQ208M datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> APA600-CQ208M

APA600-CQ208M: Descriptionfpga - field programmable gate array 600k system gates; CategoryProgrammable logic devices Programmable logic; File Size5MB，178 Pages; ManufacturerActel; Websitehttp://www.actel.com/

Download Datasheet Parametric View All

APA600-CQ208M Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	APA600-CQ208M	-	-	View	Buy Now

APA600-CQ208M Overview

fpga - field programmable gate array 600k system gates

APA600-CQ208M Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Actel
package instruction	1.05 MM PITCH, CERAMIC, QFP-208
Reach Compliance Code	compliant
maximum clock frequency	180 MHz
JESD-30 code	S-CQFP-F208
JESD-609 code	e0
length	29.21 mm
Equivalent number of gates	600000
Number of entries	158
Number of logical units	21504
Output times	158
Number of terminals	208
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	600000 GATES
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	GQFF
Encapsulate equivalent code	TPAK208,2.9SQ,20
Package shape	SQUARE
Package form	FLATPACK, GUARD RING
Peak Reflow Temperature (Celsius)	225
power supply	2.5,2.5/3.3 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Filter level	MIL-STD-883 Class B
Maximum seat height	3.3 mm
Maximum supply voltage	2.7 V
Minimum supply voltage	2.3 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	29.21 mm

Preview

Download Datasheet

View All

v5.9

ProASIC

PLUS®

Flash Family FPGAs

High Performance Routing Hierarchy

•

Ultra-Fast Local and Long-Line Network

High-Speed Very Long-Line Network

High-Performance, Low Skew, Splittable Global Network

100% Routability and Utilization

Features and Benefits

High Capacity

Commercial and Industrial

•

75,000 to 1 Million System Gates

27 K to 198 Kbits of Two-Port SRAM

66 to 712 User I/Os

300, 000 to 1 Million System Gates

72 K to 198 Kbits of Two Port SRAM

158 to 712 User I/Os

0.22 µm 4 LM Flash-Based CMOS Process

Live At Power-Up (LAPU) Level 0 Support

Single-Chip Solution

No Configuration Device Required

Retains Programmed Design during Power-Down/Up Cycles

Mil/Aero Devices Operate over Full Military Temperature

Range

3.3 V, 32-Bit PCI, up to 50 MHz (33 MHz over military

temperature)

Two Integrated PLLs

External System Performance up to 150 MHz

The Industry’s Most Effective Security Key (FlashLock

)

Low Impedance Flash Switches

Segmented Hierarchical Routing Structure

Small, Efficient, Configurable (Combinatorial or Sequential)

Logic Cells

APA075

75,000

3,072

27 k

158

Yes

100, 144

208

–

144

APA150

150,000

6,144

36k

242

Yes

100

208

456

144, 256

I/O

Schmitt-Trigger Option on Every Input

2.5 V / 3.3 V Support with Individually-Selectable Voltage

and Slew Rate

Bidirectional Global I/Os

Compliance with PCI Specification Revision 2.2

Boundary-Scan Test IEEE Std. 1149.1 (JTAG) Compliant

Pin-Compatible Packages across the ProASIC

PLUS

Family

PLL with Flexible Phase, Multiply/Divide, and Delay

Capabilities

Internal and/or External Dynamic PLL Configuration

Two LVPECL Differential Pairs for Clock or Data Inputs

Flexibility with Choice of Industry-Standard Front-End Tools

Efficient Design through Front-End Timing and Gate

Optimization

In-System Programming (ISP) via JTAG Port

SmartGen Netlist Generation Ensures Optimal Usage of

Embedded Memory Blocks

24 SRAM and FIFO Configurations with Synchronous and

Asynchronous Operation up to 150 MHz (typical)

Military

Reprogrammable Flash Technology

Unique Clock Conditioning Circuitry

Standard FPGA and ASIC Design Flow

Performance

•

ISP Support

•

Secure Programming

Low Power

SRAMs and FIFOs

Table 1 •

ProASIC

PLUS

Product Profile

Device

Maximum System Gates

Tiles (Registers)

Embedded RAM Bits (k=1,024 bits)

Embedded RAM Blocks (256x9)

LVPECL

PLL

Global Networks

Maximum Clocks

Maximum User I/Os

JTAG ISP

PCI

Package (by pin count)

TQFP

PQFP

PBGA

FBGA

CQFP

CCGA/LGA

Notes:

APA300

300,000

8,192

72 k

290

Yes

–

208

456

144, 256

208, 352

APA450

450,000

12,288

108 k

344

Yes

–

208

456

144, 256, 484

APA600

600,000

21,504

126 k

454

Yes

–

208

456

256, 484, 676

208, 352

624

APA750

750,000

32,768

144 k

562

Yes

–

208

456

676, 896

APA1000

1,000,000

56,320

198 k

712

Yes

–

208

456

896, 1152

208, 352

624

1. Available as Commercial/Industrial and Military/MIL-STD-883B devices.

2. These packages are available only for Military/MIL-STD-883B devices.

D e c e m b er 2 0 0 9

See the Actel website for the latest version of the datasheet.

Recommended Resources

Forward and reverse operation reverse braking circuit 3

High-precision zero detector using dedicated comparator IC

Four-channel single-cell battery independent charging fully automatic charger circuit diagram

Jinling brand luxury louver fan wind pressure ventilation fan circuit diagram

555RS trigger working mode circuit

555 shielded infrared automatic switch faucet circuit

National Undergraduate Electronic Design Competition…First Prize Works (4): [i=s]This post was last edited by paulhyde on 2014-9-15 04:14[/i] [size=5]Designs for electronic meter error detector, high-precision programmable voltage amplifier, wireless drop detection system, sm...; lk972105 Electronics Design Contest

DSP281X variable address location problem: [size=4]In programming combined with hardware, some variables require specific addresses. [/size] [size=4] [/size] [size=4]Generally, pointer variables can be used. [/size] [size=4]For example: [/size...; Jacktang DSP and ARM Processors

Strange problem with jk trigger: JK flip-flop sn74ls112, prc and clr are high at the same time, j and k are also high at the same time, clk rising edge flips...; my_friend_ship4 TI Technology Forum

Car central control 12V power supply filtering: I have a question. Why does the 12V power inlet of the car's central control need an LC filter circuit formed by a 330uH inductor and a 3300uF large capacitor to filter low-frequency interference? Is ...; ghjkl Automotive Electronics

Please recommend some books to learn xilinx: I have just started learning fpga and I am currently using ise13.1. I hope the experts can recommend some books that can help me, especially those about xilinx. I am currently learning vhdl. Reading t...; mfw87123 FPGA/CPLD

【Altera SoC Experience Tour】LWHPS2FPGA In-depth Introduction (1) - Lighting up the LED: [i=s] This post was last edited by chenzhufly on 2015-3-23 20:48[/i] [p=30, 2, center][size=4]Author: chenzhufly QQ: 36886052[/size][/p][p=30, 2, center][size=4] [/size][/p][align=left][size=4][font=宋...; chenzhufly FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components