EEWORLDEEWORLDEEWORLD

Part Number

Search

A3P250L-1VQ100

Description
fpga - field programmable gate array 250k system gates
CategoryProgrammable logic devices    Programmable logic   
File Size7MB,218 Pages
ManufacturerActel
Websitehttp://www.actel.com/
Download Datasheet Parametric View All

A3P250L-1VQ100 Online Shopping

Suppliers Part Number Price MOQ In stock  
A3P250L-1VQ100 - - View Buy Now

A3P250L-1VQ100 Overview

fpga - field programmable gate array 250k system gates

A3P250L-1VQ100 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerActel
package instruction14 X 14 MM, 1 MM HEIGHT, 0.50 MM PITCH, VQFP-100
Reach Compliance Codecompliant
maximum clock frequency350 MHz
JESD-30 codeS-PQFP-G100
JESD-609 codee0
length14 mm
Humidity sensitivity level3
Configurable number of logic blocks6144
Equivalent number of gates250000
Number of entries68
Number of logical units6144
Output times68
Number of terminals100
Maximum operating temperature70 °C
Minimum operating temperature
organize6144 CLBS, 250000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeTFQFP
Encapsulate equivalent codeTQFP100,.63SQ
Package shapeSQUARE
Package formFLATPACK, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)225
power supply1.5/3.3 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage1.575 V
Minimum supply voltage1.14 V
Nominal supply voltage1.2 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width14 mm
Base Number Matches1
Revision 9
ProASIC3 Flash Family FPGAs
with Optional Soft ARM Support
Features and Benefits
High Capacity
• 15 k to 1 M System Gates
• Up to 144 kbits of True Dual-Port SRAM
• Up to 300 User I/Os
®
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Process
• Live at Power-Up (LAPU) Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
High Performance
• 350 MHz System Performance
• 3.3 V, 66 MHz 64-Bit PCI
In-System Programming (ISP) and Security
• Secure ISP Using On-Chip 128-Bit Advanced Encryption
Standard (AES) Decryption (except ARM
®
-enabled ProASIC
®
3
devices) via JTAG (IEEE 1532–compliant)
• FlashLock
®
to Secure FPGA Contents
Clock Conditioning Circuit (CCC) and PLL
• 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Wide Range Power Supply Voltage Support per JESD8-B,
Allowing I/Os to Operate from 2.7 V to 3.6 V
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip
• Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X
and LVCMOS
2.5 V / 5.0 V Input
• Differential I/O Standards: LVPECL, LVDS, B-LVDS, and
M-LVDS (A3P250 and above)
• I/O Registers on Input, Output, and Enable Paths
• Hot-Swappable and Cold Sparing I/Os
• Programmable Output Slew Rate
and Drive Strength
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Packages across the ProASIC3 Family
• Six CCC Blocks, One with an Integrated PLL
• Configurable Phase-Shift, Multiply/Divide, Delay Capabilities
and External Feedback
• Wide Input Frequency Range (1.5 MHz to 350 MHz)
• 1 kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
• True Dual-Port SRAM (except ×18)
Low Power
• Core Voltage for Low Power
• Support for 1.5 V-Only Systems
• Low-Impedance Flash Switches
Embedded Memory
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
ARM Processor Support in ProASIC3 FPGAs
Advanced I/O
• 700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)
• M1 ProASIC3 Devices—ARM
®
Cortex™-M1 Soft Processor
Available with or without Debug
Table 1 • ProASIC3 Product Family
ProASIC3 Devices
Cortex-M1 Devices
1
System Gates
Typical Equivalent Macrocells
VersaTiles (D-flip-flops)
RAM Kbits (1,024 bits)
4,608-Bit Blocks
FlashROM Kbits
Secure (AES) ISP 2
Integrated PLL in CCCs
VersaNet Globals 3
I/O Banks
Maximum User I/Os
Package Pins
QFN
CS
VQFP
TQFP
PQFP
FBGA
A3P015
15,000
128
384
1
6
2
49
QN68
A3P030
30,000
256
768
1
6
2
81
QN48, QN68,
QN132
VQ100
A3P060
60,000
512
1,536
18
4
1
Yes
1
18
2
96
QN132
CS121
VQ100
TQ144
FG144
A3P125
125,000
1,024
3,072
36
8
1
Yes
1
18
2
133
QN132
VQ100
TQ144
PQ208
FG144
A3P250
M1A3P250
250,000
2,048
6,144
36
8
1
Yes
1
18
4
157
QN132
5
VQ100
PQ208
PQ208
FG144/256
5
FG144/256/
484
PQ208
FG144/256/
484
PQ208
FG144/256/
484
A3P400
M1A3P400
400,000
9,216
54
12
1
Yes
1
18
4
194
A3P600
M1A3P600
600,000
13,824
108
24
1
Yes
1
18
4
235
A3P1000
M1A3P1000
1,000,000
24,576
144
32
1
Yes
1
18
4
300
Notes:
1. Refer to the
Cortex-M1
product brief for more information.
2. AES is not available for Cortex-M1 ProASIC3 devices.
3. Six chip (main) and three quadrant global networks are available for A3P060 and above.
4. For higher densities and support of additional features, refer to the
ProASIC3E Flash Family FPGAs
datasheet.
5. The M1A3P250 device does not support this package.
† A3P015 and A3P030 devices do not support this feature.
October 2009
© 2010 Actel Corporation
‡ Supported only by A3P015 and A3P030 devices.
I
MSP430 ECG signal data acquisition and transmission analysis
[b][size=3]MSP430 ECG signal data acquisition and transmission analysis[/size][/b] [b][size=3][/size][/b]...
Jacktang Microcontroller MCU
Two modes of offline programming for F28379D
There are two modes for offline programming of F28379D, one is FLASH and the other is FLASH_STANDALONE (see the figure below)FLASH: supports CPU1 to run programs offlineFLASH_STANDALONE: supports CPU1...
Aguilera DSP and ARM Processors
Keyboard anti-shake problem
8 independent interrupt buttons. After the interrupt, first perform delay anti-shake, and then check which button is pressed. After the button check, determine whether the button is released. If relea...
tclbbq Embedded System
Why is the address of this DAC E000H?
[size=10.5pt] Dear brothers and sisters: [size=10.5pt] [/size] Why is the address of the digital-to-analog converter in the following figure E000H? It is connected to the 8031 microcontroller. Thank y...
hfudsi RF/Wirelessly
Edison Chen suddenly collapsed and committed suicide this morning
Hong Kong Entertainment News: Mainland celebrity Sister Furong admitted to the media yesterday that she was one of the undisclosed female protagonists in the "pornographic photo scandal". Edison Chen ...
呱呱 Talking
Has anyone solved the problem of wince + 2440 serial port data loss?
Please ask the experts, who has encountered this problem? The platform is: Wince5.0 + S3C2440? There is always data loss when receiving data!...
yuyangjing Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1317  467  438  1038  1842  27  10  9  21  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号