EEWORLDEEWORLDEEWORLD

Part Number

Search

TSHSM-223-D-08-H-H-001-TR-P

Description
Board Connector, 46 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Receptacle
CategoryThe connector    The connector   
File Size161KB,1 Pages
ManufacturerMajor League Electronics
Websitehttp://www.mlelectronics.com/
Download Datasheet Parametric View All

TSHSM-223-D-08-H-H-001-TR-P Overview

Board Connector, 46 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Receptacle

TSHSM-223-D-08-H-H-001-TR-P Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid1166390634
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresWITH TAPE AND REEL, HIGH TEMP
body width0.158 inch
body length1.82 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD OVER NICKEL
Contact completed and terminatedTin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialNOT SPECIFIED
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Filter functionNO
Insulation resistance5000000000 Ω
insulator materialPOLYETHYLENE
JESD-609 codee0
Plug contact pitch0.079 inch
Match contact row spacing0.079 inch
Mixed contactsNO
Installation methodSTRAIGHT
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature250 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing3.429 mm
Plating thickness30u inch
polarization keyPOLAR PIN POSITION
Rated current (signal)3 A
GuidelineUL
Terminal pitch2.0066 mm
Total number of contacts46
Altera's timing constraints
There is a 62.5Mhz clock clk_62M. I use the statement assign clk_62M_inv = ~clk_62M; to generate an inverse clock. The period of the clocks clk_62M and clk_62M_inv is 16ns. I want to constrain the ris...
lzxylwq FPGA/CPLD
A table showing the characteristics of several lightning protection components
A table showing the characteristics of several lightning protection components...
qwqwqw2088 Analogue and Mixed Signal
2440 streaming camera driver recording
I would like to ask, when using a 2440 streaming camera to drive recording, how can I determine in the application that a frame of data has been collected, so that I can read the data and then read th...
amu08 Embedded System
Pin status during FPGA configuration (repost)
Most of the answers are: when configuring, all pins are in Z state by default. Is this statement correct? Let me talk about the situation of several new products I use. Project background: switch sign...
eeleader FPGA/CPLD
769DISCO is in hand, roll up your sleeves and get to work, EEWORLD DIY Part 1
I am not a rich man, I live in poverty, but I received the coveted STM32F769DISCOVERY (what? Some forum friends were shocked, you dreamed of a garbage ST?), this express came from the heart of the mot...
lcofjp DIY/Open Source Hardware
Common impedance matching methods
[size=4][color=#000000][backcolor=white]1. Series terminal matching[/backcolor][/color][/size] [size=4][color=#000000][backcolor=white] [/backcolor][/color][/size] [size=4][color=#000000][backcolor=wh...
fish001 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 641  1690  383  1149  1900  13  35  8  24  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号