B32520C0224J189 datasheet, PDF

B32520C0224J189: DescriptionFilm Capacitor, Polyester, 63V, 5% +Tol, 5% -Tol, 0.22uF, Through Hole Mount, 3910, RADIAL LEADED, LEAD FREE; CategoryPassive components capacitor; File Size1MB，49 Pages; ManufacturerTDK Corporation; Websitehttp://www.tdk.com; Environmental Compliance

Download Datasheet Parametric View All

B32520C0224J189 Overview

Film Capacitor, Polyester, 63V, 5% +Tol, 5% -Tol, 0.22uF, Through Hole Mount, 3910, RADIAL LEADED, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	1946567769
package instruction	, 3910
Reach Compliance Code	unknown
ECCN code	EAR99
Samacsys Description	Operating temperature range Max. operating temperature Top,max +125 °C
Samacsys Manufacturer	TDK
Samacsys Modified On	2023-10-30 06:26:42
YTEOL	0
Other features	RATED AC VOLTAGE (V): 40
capacitance	0.22 µF
Capacitor type	FILM CAPACITOR
Custom functions	Special Lead Length Available On Request
dielectric materials	POLYESTER
high	7 mm
JESD-609 code	e3
length	10 mm
Installation features	THROUGH HOLE MOUNT
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	Radial
method of packing	TR
positive tolerance	5%
Rated (AC) voltage (URac)	40 V
Rated (DC) voltage (URdc)	63 V
size code	3910
surface mount	NO
Terminal surface	Matte Tin (Sn)
Terminal pitch	7.5 mm
Terminal shape	WIRE
width	2.5 mm

Film Capacitors -

Metallized Polyester

(MKT)

Series/Type:

B32520

...

B32529

The following products presented in this data sheet are being withdrawn.

Please see the next

pages.

Cainiao Consulting cpld: I saw that some pins of the FPGA's jtag interface need to be connected to pull-up resistors. Do the CPLD's jtag interface also need to be connected to pull-up resistors? I use EPM570......; zxdongyuan FPGA/CPLD

LPC-link2 external expansion board--PCB show: The PCB is smaller than expected. The plan was to place the interfaces on both sides. In the actual layout, it was found that the interfaces do not take up much space and can be placed on the right si...; le062 NXP MCU

[AN-777 Application Note] Dual-Channel AD9884A Design Guidelines for UXGA Solutions: Introduction: With the AD9884A, pixel clock rates in excess of 140 MHz can be achieved using a dual-chip "ping-pong" configuration....; EEWORLD社区 ADI Reference Circuit

2008 American International Small Appliances and Home Products Show: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i] [b][font=宋体][size=10.5pt]Time[/size][/font][/b][font=宋体][size=10.5pt]: May 6-8, 2008[/size][/font] [b][font=宋体][size=10.5pt]Loca...; zhaogang Mobile and portable

SHT1X temperature and humidity (high precision) monitoring based on STM32: [size=4]There are many STM32 SHT1X temperature and humidity monitoring programs on the Internet, most of which have problems and many people are asking for advice. Now I will share my successful test ...; annysky2012 stm32/stm8

Is there any good way to draw a fan shape under EVC?: Just as the title!...; annoynoise Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components