EEWORLDEEWORLDEEWORLD

Part Number

Search

PX-721-EAJ-HCAN-139M264000

Description
LVCMOS Output Clock Oscillator, 139.264MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
CategoryPassive components    oscillator   
File Size620KB,9 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance  
Download Datasheet Parametric View All

PX-721-EAJ-HCAN-139M264000 Overview

LVCMOS Output Clock Oscillator, 139.264MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6

PX-721-EAJ-HCAN-139M264000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1262817986
package instructionROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
Reach Compliance Codecompliant
YTEOL0
Other featuresENABLE/DISABLE FUNCTION; TR, 7 INCH
maximum descent time1.2 ns
Frequency Adjustment - MechanicalNO
frequency stability32%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency139.264 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 1.62mm
longest rise time1.2 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
PX-721
Single Frequency HPLL XO
PX-721
Descrip on
The PX-721 is a crystal oscillator, XO, based upon Vectron’s HPLL high performance phase locked loop frequency mul plier ASIC, that combines
key digital synthesis techniques with VI’s proven core analog technology blocks. A standard low frequency crystal provides the reference to
the frac onal-n synthesizer so that virtually any frequency between 10MHz and 1200 MHz can be factory programmed allowing quick turn
manufacturing.
Features
Applica ons
Features
• Industry Standard Package, 5.0 x 7.0 x 1.8 mm
• HPLL High Performance PLL ASIC
• Ji er < 500 fs-rms (12 kHz to 20 MHz)
• Output Frequencies from 10 MHz to 1200 MHz
• Spurious Suppression, 70 dBc Typical
• 2.5V or 3.3V Supply Voltage
• LVCMOS, LVPECL or LVDS Output Configura ons
• Output Enable
• Compliant to EC RoHS Direc ve
Applica ons
PLL circuits for clock smoothing and frequency transla on
Descrip on
Standard
• 1-2-4 Gigabit Fibre Channel
• 10 Gigabit Fibre Channel
• 10GbE LAN / WAN
• Synchronous Ethernet
• OC-192
• SONET / SDH
INCITS 352-2002
INCITS 364-2003
IEEE 802.3ae
ITU-T G.8262
ITU-T G.709
GR-253-CORE Issue4
Block Diagram
V
DD
COutput
Output
XTAL
LVCMOS
LVPECL
LVDS
HPLL
OE or NC
OE or NC
Gnd
Figure 1 - Block Diagram
Page 1 of 9
Vectron Interna onal • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • h p://www.vectron.com
Rev2: 14 November 2012
Evc connects to the database source code on the pc!
As title...
alongzy Embedded System
Nokia's light-charging phone may be available this fall, allowing the phone to bask in the sun
[p=25, null, left][color=rgb(51, 51, 51)]MonWindowsPhone reports that Nokia is one of the partners of WYSIPS, which is committed to developing solar charging screens that can extend the battery life o...
wstt Energy Infrastructure?
RC522 Code Practice
RC522 code practice, including detailed configuration, card search, card reading and writing, etc....
guonong PCB Design
[Renesas R7F0 Waiting Light Waiting Light] 3. Key Scanning and Key Interrupt
[align=left][color=#000000]This work involves multiple mode conversions, which are controlled by buttons, so here we debug the buttons. Ordinary microcontrollers have only [font=Times New Roman]2[/fon...
johnrey Renesas Electronics MCUs
I have used TD035STEE1, and the screen is always white. How can I light it up?
I replaced the s3c2416 chip with TD035STEE1, but the screen is always white no matter how I adjust it. I don't know what to initialize for the serial port, and the documentation is not detailed. I fou...
课程设计 Embedded System
(FPGA Experiment 5): Verilog HDL language digital tube clock (hours, minutes, seconds)
[i=s] This post was last edited by bqgup on 2019-4-26 19:51 [/i] [postbg]3.jpg[/postbg][font=黑体][size=5]Digital tube clock written in Verilog HDL language[/size][/font][font=黑体][size=5] [/size][/font]...
bqgup Creative Market

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1241  1350  2331  2108  1360  25  28  47  43  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号