8183LEM3045LKN3810 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> 8183LEM3045LKN3810

8183LEM3045LKN3810: DescriptionCAP,AL2O3,18MF,35VDC,20% -TOL,20% +TOL; CategoryPassive components capacitor; File Size657KB，4 Pages; ManufacturerFenghua (HK) Electronics Ltd.

Download Datasheet Parametric View All

8183LEM3045LKN3810 Overview

CAP,AL2O3,18MF,35VDC,20% -TOL,20% +TOL

8183LEM3045LKN3810 Parametric

Parameter Name	Attribute value
Objectid	1194545232
package instruction	,
Reach Compliance Code	unknown
Country Of Origin	Mainland China
ECCN code	EAR99
YTEOL	6.92
capacitance	18000 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	30 mm
dielectric materials	ALUMINUM (WET)
length	45 mm
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package form	Snap-in
method of packing	Bulk
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	35 V
ripple current	5700 mA
Terminal pitch	10 mm

8183LEM3045LKN3810 Preview

; 6 A +6 6 8 78

='$& 1 '>

1 '>

-('>4"

7$ 8 2

#?>

'>4"

;

233

223

1 !" 8" 2 '

1 !" 8" 1 '>

8 8&

1 D 2345

" $

8#?'4$

% 7!(

##>

% 8

1 23456

1 723

245

345

3345

33345

333345

245

28 3

'8#

7 +!

722

2373

273

7233

373

3723

7233

723

3723

+'$

(8" 1 '>

23E

1 '>

. . 3

322

. . 3

233

. 5

. 2

. 1

. 73

. 5

. 33

. 233

533

5 33

5 23

1 233

0 23

723

> ( 1 '>

; 2 6 = .

1 (8$1 '> 1 '>

-7+

> 5' +!

1 ?

! !

9 @

9 @ 3

> B

'( 8&

9 @

'(8

!9C( "$ !

> B

1 > B

'( 8&

> B

'( 8&

9 @

> B

'( 8&

5 4$

1 '>

(

A -

1 '>

A -

C 1 '$

(*F%$

4$'G

-4(!$

"*F&(

5 ('G 8

0 (8

1 '>

1'> # G ?

#(#6 ( (

> $ B 8"

" &4

-.1 /.0 1 0

56 )7

.2 1 .8+6 2

1 72

1 2

5 '7

1 ('8

-.1 /.0 1 0 3 .2 +1

!"# !$ %&

!$ %&# %'7

%'7# "( '8

*!"# %'7

1 ('8

2333

22 22 2 2 2 2 2

2 23 23

3 2 3 2 3 2 3 3 3 3 3 3

233

23 23

3 3 3 3 3

23*

2))

+! 48 ,48

HIJ K L J K NINO PQR ISPL O HTHO L Q

YZ[

WNHPJ QNX

\]]]

I^_` ac Z[ \]]] e^fgh

bdY

X i _adghb

`d_ak hfbd` c

l ^ghm bneb q^m dghfqqadh r

l op

l dn^i i fob b _o` ^l

n_l^o

edgda g^ob qg^`fnl

dnl n

XTNO L O HPL M X

Ldi

Q_l w ^g op x^a_pd

Q_opd

R qdg b Pdi qdg fg

_lop

_l d

Q_opd

M ^i b

o_aO _q_nb_ond

Q_opd

O _q_nb_ond P^a _ond

Id_{_pd O fg dol

z]x} O | z]]x} O

]

| Z[

Tdg^g _ond O e_g dghlnh

c i

_nl b b

zy]x} O | []x} O

| Z[

Z\] W| Z\]]] W

\] t r \] r

z\]u jv

W| \]] W

[

L O x t Hv\]

Hcdg_qqan_l^o ^cg d` ^a_pd c

b b

^g[ i b dhYL O x t Hv_l\]

ofl

t Wv O YM ^i b

o_aO _q_nb_ond b W

xv xYQ_l w ^g op x^a_pd b x

Q_l w ^g op ^a_pd

\] r

z\]u jv

]}

_o t Hv t

[[

[

]}

]

[]

]}

[

]}

]

z]]

zy]| \[]

]}

[]| []

]}

t_o v

b q_l^o W_nl

hhb b

]}

[] ]}

[

]}

\[ ]}

z]]]] W

w edo n_q_nb_ond b ^dgz]]]] l

z]]] W

]}

he_a _``d` ]} m be b d_hd ^cddg z]]]

]\ l ong

z]| z]]

zy]| \[]

Pdi qdg fg Xl al

_l d _bbk

Q_l w ^g op x^L_pd b x

z\]u jv

L qd`_ond Q_l^

z]| z]]

\[ \]

] \]

[]| []

\]]]

Hcdg_qqan_l^o ^cg d` m ^g op ^a_pd _o` i _b fi qdg b a nfg dolhqdnbb _l Z[

b b

i hhb d

cd`

n_q_nb^g i ddll ne_g dghlnh g g dolahl da

l h

_nl b b dsfbdi

b d` ^m

O _q_nb_ond ne_opd

I^_` Ibd

Id_{_pd O fg dol

t_o v

w beb

l o

^g\]]]e^fg

\] ^cl b l_ai d_hfg _a

ed obb

d` fd

Idhh l

e_o l b l_ahqdnbb _a

ed obb

cd` fd

z[]

Idhh l

e_o z[] l b l_ahqdnbb _a

ed obb

cd` fd

Xeda c

cIbd

z]]]

Hcdga op n_q_nb^g fo`dgo^ a _l Z[ c

l d_b

l h

^_`

^gz]]] e^fg r

h n_q_nb^g i ddll ne_g dghlnh ahl

l h

_nl b b b d`

_^d

K J IPL NQ WR Q QL

TIL

TTIN O J QQNM P

dsfdonk n^dcb dol

cnb

w xt

Wg u jv

dst

[]t

y]v

]}

z]]t

z\]v

]]

[]]

][

]

z]{

[]

z]| z]]

zy]| \[]

[]| []

QHw L

} ]}

[

O HXN XL PHIN

J obY i

I \}

]

X _c k dol

}]

]}

]}z

]}\

}[ ]}[

]}

z}]i _

ddd

q^a l

_gbk

]}

]}z

[

]}\

\i _

w xt

O _qt

fWv

Z\]t

Z\zv

z]]]t

z]\v

z\]]t

z\\v

z[]]t

z[\v

zZ]]t

zZ\v

\\]]t

\\\v

\]]t

\\v

]]t

~]]t

~\v

]]t

[y]]t

[y\v

yZ]]t

yZ\v

Z\]]t

Z\\v

L NM XL M XrQHPN xR IPH N HM O HTHO L O N

PHM

z]t

zyt v

\[t v

INv

[]t

IWv

yt v

Z]t v

z]]t Hv

\\ \[ z}

\\ ] \}

]]

\\ \[ z}

~] \\ ]

\[ \[

\\ ] \}

\] \\ [

\[ ]

\\ ] \}

] \\ ]

\[ \[

\[ [

\\ [

\] \\ [ \}

]

\[ [

\[ ]

] ]

\\ []

\\ ] }

] \[ ]

]]

\[ ]

] ]

\\ [

]

\[ [

}

] \[ [

] [

] ]

\[ []

[ [

]

[]

}

]

}

\\ \[

] \\

\\ \[ \}

\\ ] \}

[] \\

\\ [ \}

\[ \[

]

\\ [ }

\[ ]

]

\\ ] }

[] \[

\[ [

]

\\ []

\[ ]

}

]] ]

[

] ]

\[ [ }

y] ]

[

] [

] ] [}

\] [

[ [

] [ y}

]] [

[ ]

\\ \[ \}

[]

z]]]]t

z]v

\\ \[

z} \\ ] \}

z\]]]t

z\v

\\ \[

\} \\ ]

] \[ \[

z[]]]t

z[v

\\ ]

\} \\ [

Z] \[ ]

\[ \[

\\ ]

zZ]]]t

zZv

\\ [

}

\[ [

\[ ]

] ]

\\ ]

}

\\ []

\\]]]t

\\v

\[ ]

] ]

\\ [

\]]]t

\[ [

} \[ [

]] ] [

] ]

\\ []

] ]

\[ []

[ [

}

[]

}

]

[

]

\\ []

] \}

\[ ]

]

] [

[

}

] \[ [

] [

]

[]

]

}

[] ] ]

[ [

]

[ }

]] ] []

[

[ ]

] }

[ Z] [ [

[ [}

] ] [ []

[ y}

]

[] y}

}

] ]

}

]

}

] ] [ }

~] [ [] [}

[ [

[}

]] ] [] [}

] [ y] y}

[]

[ ]

[}

y] [ [] y}

]

[ ]

] \\ [

\\ \[ z}

\[ ]

\\ ] \}

]] \[ [

] ]

\\ [ \}

\] \\ ]

\[ \[

\[ [

\\ [

\\ ] \}

[]

\[ ]

] [

\\ [

\[ [

~] \[ [

] [

] ]

\\ []

\[ ]

}

\] ] [

[ ]

] [

\[ [ }

y] ] [

[ [

] [

\[ [] }

\] [ [

] ]

] [ }

[] [ []

[ [

] [] [}

z] [ y]

[ ]

]

}

]]

}

[}

]

]]

]]]t

\[ ]

}

] ]

[}

[]

] [ [ y}

] [ y] }

~]]]t

\[ [

[} ] [ y}

\] [ [

z] [ [] }

[] [ y] Z}

] [

\[ []

]]]t

] ]

[} ] [] y}

] [ ]

[ [

[y]]]t

[yv

] [

y} [ [ }

]

[ [

yZ]]]t

yZv

] []

}

[]

[ ]

Z\]]]t

Z\v

[ []

[]

HIJ K L J K NINO PQR ISPL O HTHO L Q

w xt

O _qt

fWv

yZt

yZ]v

Z\t

Z\]v

z]zv

z]]t

z\]t

z\zv

z[]t

z[zv

zZ]t

zZzv

\\]t

\\zv

\]t

\zv

~]t

~zv

[y]t

[yzv

yZzv

yZ]t

Z\]t

Z\zv

z]]]t

z]\v

z\]]t

z\\v

z[]]t

z[\v

zZ]]t

zZ\v

\\]]t

\\\v

\]]t

\\v

\\ ]

\[ \[

\[ ]

\\ [

\[ ]

\\ [

\[ ]

]

[

]

[

[]

[

]

[]

]

]]

[]

}

]

}

]

[}

]

\\ \[

\\ ]

\[ \[

\\ ]

\[ ]

\\ ]

\[ ]

]

[

]

[]

]

[

[]

]

]]

]

}

]]

}

]

}

]

[}

]]

\\ ]

\[ \[

\[ ]

\\ [

\[ ]

\\ ]

\[ ]

] ]

\\ []

\[ ]

] [

\[ [

] ]

\[ []

] ]

] []

[ ]

] []

[ ]

[ []

]

[]

]

]]

]

[]

}

]

}

]

\\ \[

\\ ]

\[ \[

\\ [

\[ ]

]

[

]

[

[]

]

[

]}

]

}

]]

}

]

}

[]

zy]t v

\]]t O v

\[]t v

[]t Wv

]]t

xHv

\\ \[

\\ ]

\[ \[

\\ [

\[ [

\\ ]

\[ [

\\ [

\[ ]

] [

\[ ]

] [

\[ []

] ]

[ [

] []

[ ]

[ [

[ []

]}

[]

]}

]

[]

]

[]t

\\ \[

\\ ]

\\ [

\[ \[

\\ [

\[ ]

]

[

]

[

]

[]

]

[

[]

]

[

]}

[]

]}

]]

]

[]

]]

[]

}

]

] [

[ [

] []

[ ]

[ [

[ y]

] ]

[ [

] [

[ [

[ ]

[ []

[ y]

\[ []

] ]

] [

[ ]

] []

[ ]

[ [

[ []

\[ []

] ]

[ [

] []

[ ]

[ [

] []

[ []

K _ _a^m _a gqqa nfg dol t gi }

d b d

H } h}Z[ }

z\]u j v

O _hd Xb

It i v

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Single-ended input double-ended output

Electrical schematic diagram of B2016A gantry planer - control circuit (2)

composite amplifier

Weak signal detection circuit composed of AD650

555 infrared automatic faucet controller circuit

555 frequency sweep ultrasonic insect repeller circuit

8051 datasheet component information download: The search results show that there are 563 datasheets containing 8051...; 1234 51mcu

EEWORLD University - Object Detection and Recognition Using Neural Networks: Object Detection and Recognition Using Neural Networks : https://training.eeworld.com.cn/course/2044Object Detection and Recognition Using Neural Networks...; chenyy FPGA/CPLD

ARM7 dynamic memory allocation problem: I use the LPC2138 chip and the development software is ADS. The program is as follows: int main(void) { uint8 flag = 0; sys = (SYS_TYPE *) malloc(sizeof(SYS_TYPE)); //Allocate dynamic memory space if(...; tyutlx ARM Technology

Cadence about flash pads: I am learning Cadence software recently. When I was learning to draw DIP package, I saw that I needed to draw the flash pad. I don’t quite understand it. I would like to ask a few naive questions and ...; feng134335 PCB Design

Why does the length of the waveform displayed by the logic analyzer become longer?: [color=#000][font=微软雅黑,]How can the length of the waveform displayed by the logic analyzer become longer? Is this related to the sampling depth? It cannot be greater than the sampling depth? [/font][/...; 通通 FPGA/CPLD

Makefile sister term verilog: When using systermverilog for simulation, how to write vcs instructions in Makefile?...; xianw FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components