BD034-68-G-122-0-0630-N-E datasheet, PDF

BD034-68-G-122-0-0630-N-E: DescriptionBoard Connector, 68 Contact(s), 2 Row(s), Male, Straight, 0.05 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size92KB，1 Pages; ManufacturerGlobal Connector Technology; Environmental Compliance

Download Datasheet Parametric View All

BD034-68-G-122-0-0630-N-E Overview

Board Connector, 68 Contact(s), 2 Row(s), Male, Straight, 0.05 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1171703428
Reach Compliance Code	compliant
Country Of Origin	Mainland China
ECCN code	EAR99
YTEOL	8.75
body width	0.222 inch
subject depth	0.579 inch
body length	1.826 inch
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (10)
Contact completed and terminated	TIN OVER NICKEL
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	300VAC V
Filter function	NO
Insulation resistance	1000000000 Ω
Insulator color	BLACK
insulator material	POLYAMIDE6T
JESD-609 code	e3
Plug contact pitch	0.05 inch
Match contact row spacing	0.05 inch
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	4.4 mm
Plating thickness	10u inch
polarization key	POLARIZED HOUSING
Rated current (signal)	1 A
Guideline	UL
Terminal pitch	1.27 mm
Termination type	SURFACE MOUNT
Total number of contacts	68
UL Flammability Code	94V-0

Can't Verilog synthesize MOS gate primitives?: As shown in the figure, a small routine I saw in a book, and then synthesized it with quartusii V14.1, showing that Verilog cannot synthesize MOS switch gate primitives. This code was seen in the fift...; 平漂流 FPGA/CPLD

brd to AD usable version: Please help me convert the format. I can only use AD6. I was scolded by the boss... V13 may not work. Please help...; lunzilx PCB Design

Drivers: Hello everyone, I would like to ask a small question: Are the drivers of TI emulators produced by different manufacturers universal? Thank you in advance...; 崔泽世 Analogue and Mixed Signal

GD32L233C Sine Wave Generator: GD32L233C comes with a 12-bit DAC with a 0.5us setup time. The official DAC routine using DMA is provided to achieve 8-bit triangle wave generation. GD32L23x_Firmware_Library_V1.0.0\Examples\DAC\DAC_D...; littleshrimp GD32 MCU

I would like to ask for help on the nk.bin file and simulator for customizing wince in PB5.0: Hello everyone, I am a graduate. My graduation project is about wince. I just started to use wince. After setting up the platform according to the setting sequence in the book, x86 can run directly on...; netthief Embedded System

Take you to the STM32 starting point (a core developed specifically for embedded applications): STM32 has been very popular recently, so let’s learn about STM32 together!...; 小志 stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components