FX-700-DAE-SNKA-A4-F5 datasheet, PDF

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> FX-700-DAE-SNKA-A4-F5

FX-700-DAE-SNKA-A4-F5: DescriptionConverter,; CategoryWireless rf/communication Telecom circuit; File Size398KB，8 Pages; ManufacturerVectron International, Inc.; Websitehttp://www.vectron.com/; Environmental Compliance

Download Datasheet Parametric View All

FX-700-DAE-SNKA-A4-F5 Overview

Converter,

FX-700-DAE-SNKA-A4-F5 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Vectron International, Inc.
package instruction	QCCN, LCC16,.3x.2,40
Reach Compliance Code	compliant
Other features	also works in 5v nominal supply voltage
app	ATM;SDH;SONET
JESD-30 code	R-CQCC-N16
JESD-609 code	e4
length	7.49 mm
Humidity sensitivity level	1
Number of functions	1
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	CERAMIC
encapsulated code	QCCN
Encapsulate equivalent code	LCC16,.3x.2,40
Package shape	RECTANGULAR
Package form	CHIP CARRIER
Maximum seat height	2.13 mm
Maximum slew rate	40 mA
Nominal supply voltage	3.3 V
surface mount	YES
Telecom integrated circuit types	ATM/SONET/SDH SUPPORT CIRCUIT
Temperature level	INDUSTRIAL
Terminal surface	Gold (Au) - with Nickel (Ni) barrier
Terminal form	NO LEAD
Terminal pitch	1.02 mm
Terminal location	QUAD
width	5.08 mm
Base Number Matches	1

Preview

Download Datasheet

View All

FX-700

Low Jitter Frequency Translator

FX-700

Description

The FX-700 is a crystal-based frequency translator used in communications applications where low jitter is paramount.

Performance advantages include superior jitter performance, high output frequencies and small package size. Advanced custom

ASIC technology results in a highly robust, reliable and predictable device. The device is packaged in a 16 pad ceramic package

with a hermetic seam welded lid.

Features

•

5.0 x 7.5 mm, Hermetically sealed SMD package

Frequency Translation to 77.760 MHz

3.3 Volt or 5.0 Volt Supply

Tri-State Output allows board test

Lock Detect

Commercial or Industrial Temp. Range

CMOS Output

Absolute Pull Range Performance to +/-100 ppm

Capable of locking to an 8 kHz pulse/BITS clock

Product is free of lead and compliant to EC RoHS Directive

•

Applications

Frequency Translation, Clock Smoothing

Telecom - SONET/SDH/ATM

Datacom – DSLAM, DSLAR, Access Nodes

Base Station – GSM, CDMA

Cable Modem Head End

Block Diagram

(8)

C1 Charge

Pump Out

(5)

Charge

Pump

OUT

(3)

(16)

VCXO

OUT

(13)

FIN

(6)

(1-64)

Phase

Detector

& LD

(1-16384)

FOUT

(10)

(1)

(11)

(2)

(14)

VCXO

(12)

TRI-STATE

(4)

GND

(7, 9)

Figure 1. Functional block diagram

Page 1 of 8

Tape and Reel

Table 6. Tape and Reel Information

Tape Dimensions (mm)

7.5

1.5

20.2

Reel Dimensions (mm)

16.4

178

#/Reel

200

Figure 4. Tape and Reel

FX-700 Theory of Operation

The FX-700 includes an integrated phase detector, current mode charge pump, programmable frequency dividers and VCXO. The

FX-700 will translate an input frequency such as 8 kHz, 1.544 MHz or 19.440 MHz to a speciﬁc output frequency which is an integer

multiple (1-16384) of the input frequency and less than or equal to 77.760 MHz. For clock smoothing applications, the input

frequency is typically internally divided down by a factor of 64 (2N where N = 6) by the input frequency divider and this frequency

becomes an input to the phase detector. The integrated frequency dividers (factory programmed) and crystal based VCXO allows

for a large range of possible frequency translations and clock smoothing applications.

The FX-700’s PLL is a feedback system which forces the output frequency to lock in both phase and frequency to the input

frequency. While there will be some phase error, theory states there is no frequency error. The loop ﬁlter design will dictate many

key parameters such as jitter reduction, stability, lock range and acquisition time. The external second order passive loop ﬁlter is

a complex impedance in parallel with the input capacitance of the VCXO. The loop ﬁlter converts the charge pump output into

the VCXO’s control voltage. VI’s loop ﬁlter design methodology involves the calculation of the open loop gain bandwidth and

corresponding phase margin to determine the optimal component values that ensure high loop stability and acceptable lock in

time. As a rule of thumb, the VCXO gain is typically 100 ppm/volt and the charge pump current is typically 32 uA.

VI’s Applications Engineering staﬀ can provide the external loop ﬁlter component values required to meet speciﬁc system

requirements and application.

Suggested FX-700 Circuit Conﬁguration Drawing

Page 5 of 8

Recommended Resources

Automatic water supply control circuit 2 for simultaneous monitoring of water tower and reservoir

Internal circuit and pin arrangement of LM381

LCD display digital voltmeter and ammeter circuit diagram 3

Crystal diode-capacitor seven times boost circuit (2)

OPT209 circuit function block diagram

800HZ clock circuit diagram for cassette machine

Chinese version Cortex_M0 Processor User Guide: Chinese Version Cortex_M0 Processor User Guide Chapter 1 Preface The following resources are from UP R&D Center, and the copyright belongs to the original author. [url=http://up.whut.edu.cn/]http://up...; wangjiafu1985 MCU

Development of mechanical equipment timer based on single chip microcomputer technology: [size=2][b]Abstract: [/b]This paper introduces a new type of digital mechanical equipment timer based on single-chip microcomputer and vibration sensor technology, which adopts the combination of soft...; 小金 MCU

Please tell me the difference between 51 single chip microcomputers: 1F060) ADDRESS: 182FH WARNING L2: REFERENCE MADE TO UNRESOLVED EXTERNAL SYMBOL: VALUE MODULE: E:\MCU\PROGRM_KEY_DIS\KEYDISC8051F060.OBJ (KEYDISC8051F060) WARNING L2: REFERENCE MADE TO UNRESOLVED EXTER...; 嘉人 Embedded System

3.6 Nanjing TI M4 seminar site~~: Is anyone here today? [[i] This post was last edited by open82977352 on 2012-3-6 20:33[/i]]...; open82977352 Talking

Absolute address reading problem: data BYTE code * PageIndices[20] = {0x2200,0x2400,0x2600,0x2800,0x2A00,0x2C00,0x2E00,0x3000,0x3200,0x3400,0x3600,0x3800,0x3A00,0x3C00,0x3E00,0x4000,0x4200,0x4400,0x4600}; How to read the absolute addr...; rtl84723 Embedded System

Checksum error WINCE compilation process error Thank you!: Compilation error, I searched for a long time but couldn't find anything I could understand. The only thing I found is as follows----------------- checksum: 66C3 Checksum processNG! address = 0x0, len...; wolfliu_67 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components