analog converter including a +10V temperature com-
pensated reference, current-to-voltage amplifier, a
high-speed synchronous serial interface, a serial out-
put which allows cascading multiple converters, and
an asynchronous clear function which immediately
sets the output voltage to midscale.
The output voltage range is
±10V, ±5V,
or 0 to +10V
while operating from
±12V
or
±15V
supplies. The
gain and bipolar offset adjustments are designed so
that they can be set via external potentiometers or
external D/A converters. The output amplifier is pro-
tected against short circuit to ground.
The 16-pin DAC714 is available in a plastic 0.3" DIP,
ceramic 0.3" CERDIP, and wide-body plastic SOIC
package. The DAC714P, U, HB, and HC are specified
over the –40°C to +85°C temperature range while the
DAC714HL is specified over the 0°C to +70°C range.
A
0
A
1
SDI
CLK
CLR
D/A Latch
16
Reference
Circuit
Input Shift Register
16
R
FB2
SDO
16-Bit D/A Converter
V
OUT
Gain
Adjust
V
REF OUT
+10V
R
BPO
Offset Adjust
International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
NOTES: (1) Digital inputs are TTL and +5V CMOS compatible over the specification temperature range. (2) FSR means Full Scale Range. For example, for
±10V
output, FSR = 20V. (3) Errors
externally adjustable to zero. (4) Maximum represents the 3σ limit. Not 100% tested for this parameter. (5) For the worst-case Binary Two’s Complement code changes: FFFF
H
to 0000
H
and 0000
H
to FFFF
H
. (6) During power supply turn on, the transient supply current may approach 3x the maximum quiescent specification. (7) Typical (i.e. rated) supply voltages times maximum currents.
®
DAC714
2
PIN CONFIGURATION
Top View
CLK
A
0
A
1
SDI
SDO
DCOM
+V
CC
ACOM
1
2
3
4
DAC714
5
6
7
8
12 V
REF OUT
11 R
BPO
10 R
FB2
9
V
OUT
16 CLR
15 –V
CC
14 Gain Adjust
13 Offset Adjust
SOIC/DIP
PIN DESCRIPTIONS
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
LABEL
CLK
A
0
A
1
SDI
SDO
DCOM
+V
CC
ACOM
V
OUT
R
FB2
R
BPO
V
REF OUT
Offset Adjust
Gain Adjust
–V
CC
CLR
DESCRIPTION
Serial Data Clock
Enable for Input Register (Active Low)
Enable for D/A Latch (Active Low)
Serial Data Input
Serial Data Output
Digital Ground
Positive Power Supply
Analog Ground
D/A Output
±10V
Range Feedback Output
Bipolar Offset
Voltage Reference Output
Offset Adjust
Gain Adjust
Negative Power Supply
Clear
ELECTROSTATIC
DISCHARGE SENSITIVITY
Electrostatic discharge can cause damage ranging from per-
formance degradation to complete device failure. Burr-
Brown Corporation recommends that all integrated circuits
be handled and stored using appropriate ESD protection
methods.
ESD damage can range from subtle performance degrada-
tion to complete device failure. Precision integrated circuits
may be more susceptible to damage because very small
parametric changes could cause the device not to meet
published specifications.
ABSOLUTE MAXIMUM RATINGS
(1)
+V
CC
to Common .................................................................... 0V to +17V
–V
CC
to Common .................................................................... 0V to –17V
ACOM to DCOM ...............................................................................
±0.5V
Digital Inputs to Common ............................................. –1V to (V
CC
–0.7V)
External Voltage Applied to BPO and Range Resistors .....................
±V
CC
V
REF OUT
......................................................... Indefinite Short to Common
V
OUT
............................................................... Indefinite Short to Common
SDO ............................................................... Indefinite Short to Common
Power Dissipation .......................................................................... 750mW
Storage Temperature ...................................................... –60°C to +150°C
Lead Temperature (soldering, 10s) ................................................ +300°C
NOTE: (1) Stresses above those listed under “Absolute Maximum Ratings”
may cause permanent damage to the device. Exposure to absolute maximum
conditions for extended periods may affect device reliability.
ORDERING INFORMATION
PRODUCT
DAC714P
DAC714U
DAC714HB
DAC714HC
DAC714HL
PACKAGE
Plastic DIP
Plastic SOIC
Ceramic DIP
Ceramic DIP
Ceramic DIP
LINEARITY ERROR
max at +25
°
C
±4
±4
±2
±1
±1
LSB
LSB
LSB
LSB
LSB
TEMPERATURE
RANGE
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
0°C to +70°C
PACKAGE INFORMATION
PRODUCT
DAC714P
DAC714U
DAC714H
PACKAGE
Plastic DIP
Plastic SOIC
Ceramic DIP
PACKAGE DRAWING
NUMBER
(1)
180
211
129
NOTE: (1) For detailed drawing and dimension table, please see end of data sheet,
or Appendix C of Burr-Brown IC Data Book.
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant
any BURR-BROWN product for use in life support devices and/or systems.
®
3
DAC714
TIMING SPECIFICATIONS
T
A
= –40°C to +85°C, +V
CC
= +12V or +15V, –V
CC
= –12V or –15V.
SYMBOL
t
CLK
t
CL
t
CH
t
A0S
t
A1S
t
AOH
t
A1H
t
DS
t
DH
t
DSOP
t
CP
PARAMETER
Data Clock Period
Clock LOW
Clock HIGH
Setup Time for A
0
Setup Time for A
1
Hold Time for A
0
Hold Time for A
1
Setup Time for DATA
Hold Time for DATA
Output Propagation Delay
Clear Pulsewidth
MIN
100
50
50
50
50
0
0
50
10
140
200
MAX
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
TRUTH TABLE
A
0
0
1
1
0
X
X
A
1
1
0
1
0
X
X
CLK
1
→
0
→
1
1
→
0
→
1
1
→
0
→
1
1
→
0
→
1
1
X
CLR
1
1
1
1
1
0
DESCRIPTION
Shift Serial Data into SDI
Load D/A Latch
No Change
Two Wire Operation
(1)
No Change
Reset D/A Latch
NOTES: X = Don’t Care. (1) All digital input changes will appear at the
京公网安备 11010802033920号
EEWORLD
