EEWORLDEEWORLDEEWORLD

Part Number

Search

51740-10408411CLF

Description
Board Connector, Female, Right Angle, Press Fit Terminal, Locking, Receptacle
CategoryThe connector    The connector   
File Size243KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

51740-10408411CLF Overview

Board Connector, Female, Right Angle, Press Fit Terminal, Locking, Receptacle

51740-10408411CLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid308971452
Reach Compliance Codecompliant
ECCN codeEAR99
Board mount optionsSPLIT BOARD LOCK
body width0.47 inch
subject depth0.5 inch
body length6.5 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact completed and terminatedTin (Sn)
Contact point genderFEMALE
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
Dielectric withstand voltage2500VDC V
Durability200 Cycles
Filter functionNO
maximum insertion force.973 N
Insulation resistance10000000000 Ω
insulator materialGLASS FILLED POLYETHYLENE
JESD-609 codee3
Mixed contactsYES
Installation option 1LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Rated current (signal)3 A
GuidelineUL
Terminal length0.135 inch
Termination typePRESS FIT
Evacuation force-minimum value.17792 N
PDM: Rev:R
STATUS:
Released
Printed: Dec 20, 2010
.
[Challenging SATA RAID Driver] Is there any expert who is familiar with Intel RAIDAHCI Software - How is Intel Matrix Storage Manager implemented?
Question: (1) Where can I find authoritative Raid information? For example, Intel RAID implementation and code, etc. (2) RAID code documentation under Linux, etc. (3) ASUS has launched RAID drivers an...
lvyiyong Embedded System
2010 Guangxi College Student Electronic Design Competition List
[i=s] This post was last edited by paulhyde on 2014-9-15 09:48 [/i] 1. Basic instrument list 20MHz ordinary oscilloscope (dual channel, external trigger input, with X-axis input, optional with Z-axis ...
huangxiao0801 Electronics Design Contest
Does the connection between Cyclone IV FPGA and CAN controller SJA1000 require a level conversion chip?
FPGA's IO is powered by 3.3V, SJA1000 is powered by 5V...
shen19891209 FPGA/CPLD
Xu Jinglei's blog ranks first in the world
Character InformationName: Xu Jinglei Gender: FemaleDate of Birth: 1974.04.16 English name:Zodiac sign: Aries Blood type: OHobbies: music, leisure, sports Height: 168 cmCountry of Citizenship: Birthpl...
gaoyanmei Talking
How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output sequentially after a delay of 100 clock cycles. How should this be designed ? The order of the input...
eeleader-mcu FPGA/CPLD
Notes on posting in this forum
[i=s]This post was last edited by paulhyde on 2014-9-15 09:52[/i] When discussing graduation project issues in this forum, please state the content of the design and the general software concept. If y...
zhangf1982 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2727  443  846  1395  21  55  9  18  29  1 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号