EEWORLDEEWORLDEEWORLD

Part Number

Search

51760-11306403AB

Description
Board Connector, 80 Contact(s), Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle
CategoryThe connector    The connector   
File Size259KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

51760-11306403AB Overview

Board Connector, 80 Contact(s), Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle

51760-11306403AB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid307900967
Reach Compliance Codecompliant
ECCN codeEAR99
Board mount optionsHOLE .138-.163
body width0.47 inch
subject depth0.865 inch
body length6.25 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact arrangementS64P16
Contact completed and terminatedTIN/LEAD
Contact point genderFEMALE
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
Dielectric withstand voltage2500VDC V
Durability200 Cycles
Filter functionNO
maximum insertion force.973 N
Insulation resistance500000000 Ω
insulator materialGLASS FILLED POLYETHYLENE
Mixed contactsYES
Installation option 1GUIDE PIN
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Rated current (signal)3 A
GuidelineUL
Terminal length0.135 inch
Termination typePRESS FIT
Total number of contacts80
Evacuation force-minimum value.17792 N
PDM: Rev:M
STATUS:
Released
Printed: Dec 20, 2010
.
PLL settings for st7LITE05
I can't find the PLL selection byte in the ST7FLITE05.H header file of st7lite05. How can I solve this problem? How can I implement PLL to make the CPU work at 8MHz?...
xia_23 stm32/stm8
Ask for help from a master to assemble PIC12F
12F629, I am a novice, I wrote a program to require GP0 to detect input, then GP1 output. START CLRF GPIO ; Initialize GPIO BCF STATUS, RP0 ; Select Bank0 MOVLW 07h ; Set GP to digital IO MOVWF CMCON ...
dtxiaozilong Microchip MCU
[FPGA learning series - AS and JTAG, sof and pof]
[align=left][size=6]Because FPGA is an SRAM structure, which is different from the ROM structure of CPLD, the FPGA code is lost after power failure, and an external configuration chip is required. Whe...
白丁 FPGA/CPLD
【Play with C2000 Launchpad】Rookie LESSON9-Clock
Clock is an indispensable part of DSP and a necessary condition for its operation. Clock input: There are many clock options for the 280x series DSP, including: (1) Crystal input through X1 and X2: CL...
常见泽1 Microcontroller MCU
IC design solutions for the future
[table][tr][td][align=center][size=16px]Future-oriented [url=http://www.szhexian.cn/][b][color=#599100]IC[/color][/b][/url] design solutions[/size][/align]With the rapid development of the integrated ...
cobble1 FPGA/CPLD
[Help] What is the difference between "pend" and "suspend"?
The English meanings of these two words are similar. I still can't figure out the difference between these two task states after reading Kong Xiangying's book. The results of Google are not the same. ...
moto8088 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1032  2684  5  2695  2878  21  55  1  58  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号