BLU2512-1762-TT50W datasheet, PDF

BLU2512-1762-TT50W: DescriptionFixed Resistor, Thin Film, 1W, 17600ohm, 200V, 0.01% +/-Tol, 50ppm/Cel, 2512,; CategoryPassive components The resistor; File Size342KB，1 Pages; ManufacturerRCD Components Inc.; Websitehttp://www.rcdcomponents.com/; Environmental Compliance

Download Datasheet Parametric View All

BLU2512-1762-TT50W Overview

Fixed Resistor, Thin Film, 1W, 17600ohm, 200V, 0.01% +/-Tol, 50ppm/Cel, 2512,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	739379550
Reach Compliance Code	compliant
Country Of Origin	Taiwan
ECCN code	EAR99
YTEOL	7.8
Other features	ULTRA PRECISION
structure	Rectangular
JESD-609 code	e3
Installation features	SURFACE MOUNT
Number of terminals	2
Maximum operating temperature	155 °C
Minimum operating temperature	-55 °C
Package height	0.61 mm
Package length	6.3 mm
Package form	SMT
Package width	3.2 mm
method of packing	TR
Rated power dissipation(P)	1 W
Rated temperature	70 °C
resistance	17600 Ω
Resistor type	FIXED RESISTOR
size code	2512
surface mount	YES
technology	THIN FILM
Temperature Coefficient	50 ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Terminal shape	WRAPAROUND
Tolerance	0.01%
Operating Voltage	200 V

The difference between Shenzhou 3 and 4: If I want to get started with embedded systems, which of these two models is better? The chip of the No. 4 seems to be awesome, but the peripherals seem to be a little lacking. I don't understand, can...; 老阮 ARM Technology

Privileged Classmate 2020 Video Tutorial "Learning Verilog by Coding (FPGA Tools and Syntax)": B station video collection: https://www.bilibili.com/video/BV1Ve411x75W?from=searchseid=71364886936769315Whether it is digital IC design or FPGA development, Verilog is the most basic and important ne...; ove学习使我快乐 FPGA/CPLD

Who has the inverter design related information and schematics, thank you: [email]zjjone1023@163.com[/email]...; zjjone1023 Industrial Control Electronics

Analog Circuit Troubleshooting: [i=s]This post was last edited by qwqwqw2088 on 2021-11-1 08:18[/i]Analog circuit fault diagnosis is a very complex task. This book explains the common methods of analog circuit fault diagnosis, which...; qwqwqw2088 Power technology

Can you guys help me see if this thing can be done with CPLD?: B in the figure is the ADC sampling chip, the sampling rate is 500K, each sampling value is 16 bits, and the ADC interface is a three-wire SPI interface.There are 10 ADCs in total. To combine the samp...; dsp_comm FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components