EEWORLDEEWORLDEEWORLD

Part Number

Search

ABLS3-32.000MHZ-CH5R-FB-T

Description
Parallel - Fundamental Quartz Crystal, 32MHz Nom, ROHS COMPLIANT, HC49/US, SMD, 2 PIN
CategoryPassive components    Crystal/resonator   
File Size2MB,3 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance  
Download Datasheet Parametric View All

ABLS3-32.000MHZ-CH5R-FB-T Overview

Parallel - Fundamental Quartz Crystal, 32MHz Nom, ROHS COMPLIANT, HC49/US, SMD, 2 PIN

ABLS3-32.000MHZ-CH5R-FB-T Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1389536986
package instructionROHS COMPLIANT, HC49/US, SMD, 2 PIN
Reach Compliance Codecompliant
Country Of OriginMainland China
YTEOL6.8
Other featuresBT-CUT; TAPE AND REEL
Ageing5 PPM/FIRST YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level100 µW
frequency stability0.015%
frequency tolerance5 ppm
JESD-609 codee3
load capacitance18 pF
Installation featuresSURFACE MOUNT
Nominal operating frequency32 MHz
Maximum operating temperature70 °C
Minimum operating temperature-30 °C
physical sizeL11.4XB4.7XH2.5 (mm)/L0.449XB0.185XH0.098 (inch)
Series resistance40 Ω
surface mountYES
Terminal surfaceMatte Tin (Sn)
HC49/US (AT49) LOW PROFILE SMD
MICROPROCESSOR CRYSTAL
ABLS3
Pb
RoHS
Compliant
FEATURES:
• Suitable for RoHS compliant reflow
• Low height reduced to 2.5/2.6mm
• Tight stability & extended temperature options
APPLICATIONS:
• Computers, Modems, Microprocessors
• Wireless Applications
Reduced height
to 2.5/2.6mm
to 2.5mm
11.4 x 4.7 x 2.5/2.6mm
| | | | | | | | | | | |
| | |
STANDARD SPECIFICATIONS:
Parameters
Minimum
3.579545
Frequency
Range
24.000001
24.000001
Operation
Mode
Operating Temperature
Storage
Temperature
Frequency
Tolerance @+25°C
Frequency Stability over the Operating
Temperature (
ref. to
+25°C)
Equivalent series resistance
(R1)
Shunt capacitance
(C0)
Load capacitance
(CL)
Drive
Level
Aging
Insulation Resistance
Drive
level dependency
(DLD)
Typical
-----
-----
-----
Maximum
24.000000
50.000000
70.000000
ºC
ºC
ppm
ppm
pF
pF
µW
ppm
@25°C±3°C
First year
@ 100Vdc ± 15V
Standard
(See
options if
other than
STD)
Units
Notes
Fundamental AT
(Standard)
Fundamental AT
or
BT
(See
options)
3
rd
Overtone
(Standard)
MHz
Fundamental
or
3
rd
Overtone
0
-----
+70
-55
-----
+125
-50
-----
+50
-50
-----
-----
-----
-5
-----
See table 1 below
-----
18
100
-----
+50
7
-----
1000
+5
See options
See options
See options
(For BT
cut,
±100ppm
max.at
-10° C
to
+60° C
only)
500
-----
-----
MΩ
Minimum 7 points tested:
from
1µW to 500µW.
Change
in
frequency (Maximum -
Minimum) over
DLD
range < ±10ppm
Change
in ESR
(Maximum -
Minimum) over
DLD
range < 25% of Max
ESR
value.
Maximum
ESR
over
DLD
range < Max ESR
value.
ESR (Ω)
180
120
100
80
60
50
40
100
80
TABLE 1: ESR
FREQUENCY (MHz)
3.579545 - 4.999 (Fund.)
5.000 - 5.999 (Fund.)
6.000 - 7.999 (Fund.)
8.000 - 8.999 (Fund.)
9.000 - 9.999 (Fund.)
10.000 - 15.999 (Fund.)
16.000 - 50.000 (Fund.)
24.01 - 31.999 (3rd O/T)
32.000 - 70.00 (3rd O/T)
ABRACON IS
ISO 9001:2008
ISO 9001 / QS 9000
CE RTIFIED
Revised: 07.05.11
30332 Esperanza, Rancho Santa
Margarita,
California 92688
tel
949-546-8000
|
fax 949-546-8001
| w ww.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
The sadness and helplessness of a female programmer
The sadness and helplessness of a female programmer. To be honest, I am really tired. I work hard and hard, struggle with men, stay up late and work overtime until the early morning, and am exhausted ...
tiankai001 Talking
Startup Code
Can anyone explain what this code means?IF :DEF:__MICROLIBEXPORT __initial_spEXPORT __heap_baseEXPORT __heap_limitELSEIMPORT __use_two_region_memoryEXPORT __user_initial_stackheap__user_initial_stackh...
xinbako stm32/stm8
Understanding of FPGA DCM clock management unit
Looking at the Xilinx Datasheet, you will notice that Xilinx FPGAs do not have PLLs. In fact, DCM is a time management unit. ----------------------------------------------------- [b]DCM Overview[/b] D...
sadlife1000 FPGA/CPLD
TI Electronic Design Contest --- TI Component Comparison Table for Electronic Contest
TI Electronic Design Contest --- TI Component Comparison Table for Electronic Contest[[i] This post was last edited by qwqwqw2088 on 2013-7-11 23:13 [/i]]...
qwqwqw2088 Analogue and Mixed Signal
ADC0 and ADC1 sample signals separately, how to write interrupts? [LM3S]
Should the base addresses of ADC be ADC0_BASE andADC1_BASE respectively, or should they be unified asADC_BASE? Also, should interrupts be written for both modules or just one? I'm a little dizzy after...
喜鹊王子 Microcontroller MCU
CAM Training Manual
Practical Information---CAM Training Manual...
frozenviolet Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2342  908  2774  2139  1918  48  19  56  44  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号