EEWORLDEEWORLDEEWORLD

Part Number

Search

PALCE16V8H-7PC4

Description
EE PLD, 25 ns, PQCC20
Categorysemiconductor    Programmable logic devices   
File Size162KB,26 Pages
ManufacturerAMD
Websitehttp://www.amd.com
Download Datasheet Parametric View All

PALCE16V8H-7PC4 Overview

EE PLD, 25 ns, PQCC20

PALCE16V8H-7PC4 Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals20
Maximum operating temperature75 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.25 V
Minimum supply/operating voltage4.75 V
Rated supply voltage5 V
Number of input and output buses8
Processing package descriptionPlastic, LCC-20
stateDISCONTINUED
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeChipCARRIER
surface mountYes
Terminal formJ BEND
Terminal spacing1.27 mm
terminal coatingNOT SPECIFIED
Terminal locationFour
Packaging MaterialsPlastic/Epoxy
Temperature levelCOMMERCIAL EXTENDED
organize8 DEDICATED INPUTS, 8 I/O
Maximum FCLK clock frequency37 MHz
Output functionMACROCELL
Programmable logic typeelectronic programmable logic devices
propagation delay TPD25 ns
Dedicated input quantity8
FINAL
COM’L: H-5/7/10/15/25, Q-10/15/25
IND: H-10/15/25, Q-20/25
PALCE16V8 Family
EE CMOS 20-Pin Universal Programmable Array Logic
DISTINCTIVE CHARACTERISTICS
s
Pin and function compatible with all 20-pin
GAL devices
s
Electrically erasable CMOS technology
provides reconfigurable logic and full
testability
s
High-speed CMOS technology
— 5-ns propagation delay for “-5” version
— 7.5-ns propagation delay for “-7” version
s
Direct plug-in replacement for the PAL16R8
series and most of the PAL10H8 series
s
Outputs programmable as registered or
combinatorial in any combination
s
Peripheral Component Interconnect (PCI)
compliant
s
Programmable output polarity
s
Programmable enable/disable control
s
Preloadable output registers for testability
s
Automatic register reset on power up
s
Cost-effective 20-pin plastic DIP, PLCC, and
SOIC packages
s
Extensive third-party software and programmer
support through FusionPLD partners
s
Fully tested for 100% programming and
functional yields and high reliability
s
5 ns version utilizes a split leadframe for
improved performance
GENERAL DESCRIPTION
The PALCE16V8 is an advanced PAL device built with
low-power, high-speed, electrically-erasable CMOS
technology. It is functionally compatible with all 20-pin
GAL devices. The macrocells provide a universal device
architecture. The PALCE16V8 will directly replace the
PAL16R8 and PAL10H8 series devices, with the excep-
tion of the PAL16C1.
The PALCE16V8 utilizes the familiar sum-of-products
(AND/OR) architecture that allows users to implement
complex logic functions easily and efficiently. Multiple
levels of combinatorial logic can always be reduced to
sum-of-products form, taking advantage of the very
wide input gates available in PAL devices. The equa-
tions are programmed into the device through floating-
gate cells in the AND logic array that can be erased
electrically.
The fixed OR array allows up to eight data product terms
per output for logic functions. The sum of these products
feeds the output macrocell. Each macrocell can be pro-
grammed as registered or combinatorial with an active-
high or active-low output. The output configuration is
determined by two global bits and one local bit
controlling four multiplexers in each macrocell.
AMD’s FusionPLD program allows PALCE16V8 de-
signs to be implemented using a wide variety of popular
industry-standard design tools. By working closely with
the FusionPLD partners, AMD certifies that the tools
provide accurate, quality support. By ensuring that third-
party tools are available, costs are lowered because a
designer does not have to buy a complete set of new
tools for each device. The FusionPLD program also
greatly reduces design time since a designer can use a
tool that is already installed and familiar.
2-36
Publication#
16493
Rev.
D
Issue Date:
February 1996
Amendment
/0
Problems with calibrating current sensors
[size=4]In the past, many people used a DC power supply to short-circuit and calibrate the sensor by controlling the current. However, the effect was very poor. There are many reasons, mainly the foll...
Jacktang Analogue and Mixed Signal
ListView control problem
Hey guys, I created a ListView control with CreateWindow, but I can't change the item height in the ListView control. I can't change the item height by forwarding the message to the control's message ...
123456789000 Embedded System
TI MSP-EXP430FR5739 development board group purchase qualification application
Development board application...
lhdzwkk Microcontroller MCU
MBus slave cannot send data to host
Because a product needs to use MBus, TI's Demo main control circuit is used for testing, and TSS721 is used as the terminal. The circuit is built as follows: For the convenience of testing, the TXD an...
badboy_xiang Analog electronics
What does chip architecture refer to?
What does chip architecture refer to? What parts does it include?...
shancjb FPGA/CPLD
TI wireless LED lighting system design example
[font=微软雅黑][size=3]TI engineers shared: The wireless LED lighting system based on TI C430 series and UCC28810 aims to provide a novel, efficient and intelligent wireless LED lighting system solution. ...
EEWORLD社区 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 181  903  2361  2360  1579  4  19  48  32  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号