EEWORLDEEWORLDEEWORLD

Part Number

Search

337-3-072-1-S-XS1-1320

Description
Board Connector, 72 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Surface Mount Terminal
CategoryThe connector    The connector   
File Size1006KB,1 Pages
ManufacturerMPE-Garry GmbH
Download Datasheet Parametric View All

337-3-072-1-S-XS1-1320 Overview

Board Connector, 72 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Surface Mount Terminal

337-3-072-1-S-XS1-1320 Parametric

Parameter NameAttribute value
Objectid308722005
Reach Compliance Codecompliant
ECCN codeEAR99
Board mount optionsPEG
body width0.157 inch
subject depth0.181 inch
body length2.844 inch
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU
Contact point genderMALE
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Dielectric withstand voltage700VAC V
Filter functionNO
insulator materialPOLYETHYLENE
Plug contact pitch0.079 inch
Match contact row spacing0.079 inch
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
PCB contact patternRECTANGULAR
PCB contact row spacing5.0038 mm
Rated current (signal)1.5 A
GuidelineUL
Terminal pitch2.0066 mm
Termination typeSURFACE MOUNT
Total number of contacts72
Pin Header SMD Sandwich 2,00 mm
Rated current
1,5 A
Rated voltage
150 V
RMS
/ V
DC
Withstand voltage
500 V
RMS
for one minute
Material contact
Copper alloy
Material insulator
High temp. thermoplast UL94V-0
Operating temperature -40°C to +105°C
Max. processing temper. 260°C for 10 seconds
All dimensions in mm.
Series
337
pitch
termination
contact
size
2,00
Product
group
3
Variation
Layout A
2,00
2,00
0,50
PIN 1
1,50
5,08
A
1,50
PCB Layout
040 / 080
max.
pincount
0,50
0,90
1
L
B
(n-1) x 2,00
n x 2,00
2,00
4,00
(n-1) x 2,00
Layout B
2,00
n x 2,00
(n-1) x 2,00
1,50
5,08
A
1,50
6,08
(n-1) x 2,00
2,00
4,00
2
L
B
PIN 1
0,50
0,90
1,50
4,00
6,30
1,50
7,00
3
available in variation
2,00
see figure left
see figure left
7,85
10,70
11,86
12,37
17,35
13,20
16,10
20,22
24,00
29,20
** Positioning peg
0 = Without peg
1 = With peg
Plating:
T = Sn
F = Au
(optional only for variation 3)
S = Selective Au
Cap:
0 = Without cap
1 = With cap
A
4,30
4,30
4,30
4,30
4,30
8,60
10,00
11,82
14,00
16,60
Plating contact (T,F,S)
Positioning peg** (0,1)
B
3,55
6,40
7,56
8,07
13,05
4,60
6,10
8,40
10,00
12,60
see figure left
0,50
2,00
L
B
(n/2-2) x 2,00
(n/2-1) x 2,00
L
1
1
1
1
1
2
2
2
2
2
3
3
3
3
3
CS210611_V2
A (1/100 mm)
Cap (0,1)
* No. of contacts:
Variation 1 = 002 - 040
Variation 2 = 002 - 040
Variation 3 = 006 - 080
e.g. 1000 = 10,00 mm
No. of contacts *
(002,... - 072)
Variation (1,2,3)
www.mpe-connector.de
Order code:
337-?-???-?-?-XS?-????
4-14 4-15 4-16 4-17 4-18
3-28
Mating series
see page
156 159 422 158 413 160
6-8
3,00
(n/2) x 2,00
(n/2-1) x 2,00
A
2,00
0,85
2,65
2,00
MPE-Garry GmbH • Schäfflerstraße 13 • 87629 Füssen • Germany • Phone: +49 (0) 83 62 / 91 56-0 • Fax: +49 (0) 83 62 / 91 56-500 • Email: vk@mpe-connector.de • www.mpe-connector.de
6,08
2,65
Why is it that under Peripherals of F103VC, there are only core registers but no peripherals? How can I debug this?
I used STM32F103VC and found that I can't find the chip peripheral registers under Peripherals. What's the situation? Please give me some advice!...
guyqqcom stm32/stm8
Can the almighty gods help me find what IC this is?
Can the almighty gods help me find out what IC this is? Thank you!!!...
pcf2000 Domestic Chip Exchange
urgent!!!!!!!!!!
Does anyone know about Shenzhen "Yanxiang Intelligent Technology" company? How is the salary there? I am a fresh graduate in 2008, and I really want to know how the salary and development of undergrad...
xl7926 Embedded System
ADC12_A initialization parameters
typedef struct ADC_MemMap {union{uint16_t CTL0;struct{uint16_t SC:1; /* ADC12 Start Conversion */uint16_t ENC:1; /* ADC12 Enable Conversion */uint16_t TOVIE:1; /* ADC12 Timer Overflow interrupt enable...
火辣西米秀 Microcontroller MCU
Inverter data
[i=s] This post was last edited by paulhyde on 2014-9-15 09:23 [/i] I used it myself, it may be useful to others...
alsnice Electronics Design Contest
CPLD delays half a cycle and outputs 5 pulse signals
Hello everyone, I am a novice and would like to ask how to achieve a delay of half a cycle in CPLD to output the same pulse signal, and the output accuracy is controlled on a CLK...
zhanghuaihe01 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2762  548  341  2873  1044  56  12  7  58  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号