EEWORLDEEWORLDEEWORLD

Part Number

Search

530SA261M000DGR

Description
LVDS Output Clock Oscillator, 261MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

530SA261M000DGR Overview

LVDS Output Clock Oscillator, 261MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SA261M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency261 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Selling old and used PC power supplies at low prices
Selling old PC power supplies at low prices, Hangjia, Great Wall, Century Star... In my spare time, I can provide various power supply maintenance services for friends! [[i] This post was last edited ...
西门 Creative Market
A diagram to understand the DAC's two's complement input and offset two's complement input
The table on the left is a two's complement input, [color=#ff0000] for a DAC that can output positive and negative voltages [/color] The highest bit represents the sign bit. If the sign bit = 0, it is...
wstt FPGA/CPLD
How to prevent the driver from loading automatically?
How can I prevent the driver from loading at startup in WINCE? Is it by modifying the registry or is there any other method? I want to load it manually using ActivateDeviceEx in the application....
高手中的高手 Embedded System
PIC host cmt2300a slave spi read back error
/****Serial communication initialization***/ void spi_init() { TRISC2=0;//SDO is set to output TRISC5=0;//CSB is set to output TRISC3=0;//FCSB is set to output TRISC0=0;//SCK is set to output TRISC1=1...
吴志雄 Microchip MCU
C5000-How to BOOT a program larger than 48K
[size=3] For C5000, the method of BOOT for programs larger than 48K: For C5000, the on-chip BOOT program moves the contents of the data area to the RAM in the program area after power-on, so the FLASH...
Jacktang Microcontroller MCU
SEED-DIML138 board diagram help
I am using the SEED-DIML138 development board, but the core board and motherboard pictures in the CD do not match. For example, the pins corresponding to their DIM interfaces do not match. The motherb...
weibo1988821 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2384  855  32  946  708  48  18  1  20  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号