EEWORLDEEWORLDEEWORLD

Part Number

Search

MT41K1G8TRF-125:E

Description
DDR DRAM, 1GX8, 0.225ns, CMOS, PBGA78, 9.50 X 11.50 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-78
Categorystorage    storage   
File Size313KB,13 Pages
ManufacturerMicron Technology
Websitehttp://www.mdtic.com.tw/
Environmental Compliance
Download Datasheet Parametric Compare View All

MT41K1G8TRF-125:E Overview

DDR DRAM, 1GX8, 0.225ns, CMOS, PBGA78, 9.50 X 11.50 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-78

MT41K1G8TRF-125:E Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMicron Technology
package instructionTFBGA, BGA78,9X13,32
Reach Compliance Codecompliant
ECCN codeEAR99
access modeDUAL BANK PAGE BURST
Maximum access time0.225 ns
Other featuresSELF REFRESH
Maximum clock frequency (fCLK)800 MHz
I/O typeCOMMON
interleaved burst length8
JESD-30 codeR-PBGA-B78
JESD-609 codee0
length11.5 mm
memory density8589934592 bit
Memory IC TypeDDR DRAM
memory width8
Number of functions1
Number of ports1
Number of terminals78
word count1073741824 words
character code1000000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature
organize1GX8
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Encapsulate equivalent codeBGA78,9X13,32
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)235
power supply1.35 V
Certification statusNot Qualified
refresh cycle8192
Maximum seat height1.2 mm
self refreshYES
Continuous burst length8
Maximum standby current0.036 A
Maximum slew rate0.243 mA
Maximum supply voltage (Vsup)1.45 V
Minimum supply voltage (Vsup)1.283 V
Nominal supply voltage (Vsup)1.35 V
surface mountYES
technologyCMOS
Temperature levelOTHER
Terminal surfaceTin/Lead/Silver (Sn/Pb/Ag)
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature30
width9.5 mm
8Gb: x4, x8 TwinDie DDR3L SDRAM
Description
TwinDie™ 1.35V DDR3L SDRAM
MT41K2G4 – 128 Meg x 4 x 8 Banks x 2 Ranks
MT41K1G8 – 64 Meg x 8 x 8 Banks x 2 Ranks
Description
The 8Gb (TwinDie™) DDR3L SDRAM (1.35V) uses
Micron’s 4Gb DDR3L SDRAM die (essentially two
ranks of the 4Gb DDR3L SDRAM). Refer to Micron’s
4Gb DDR3 SDRAM data sheet for the specifications
not included in this document. Specifications for base
part number MT41K1G4 correlate to TwinDie manu-
facturing part number MT41K2G4; specifications for
base part number MT41K512M8 correlate to TwinDie
manufacturing part number MT41K1G8.
Options
• Configuration
– 128 Meg x 4 x 8 banks x 2 ranks
– 64 Meg x 8 x 8 banks x 2 ranks
• FBGA package (Pb-free)
– 78-ball FBGA
(10.5mm x 12mm x 1.2mm) Die
Rev :D
– 78-ball FBGA
(9.5mm x 11.5mm x 1.2mm) Die
Rev :E
• Timing – cycle time
1
– 1.071ns @ CL = 13 (DDR3L-1866)
– 1.25ns @ CL = 11 (DDR3L-1600)
– 1.5ns @ CL = 9 (DDR3L-1333)
– 1.87ns @ CL = 7 (DDR3L-1066)
• Self refresh
– Standard
• Operating temperature
– Commercial (0°C
T
C
95°C)
– Industrial (-40°C
T
C
95°C) Rev. E
• Revision
Note:
1. CL = CAS (READ) latency.
Marking
2G4
1G8
THE
TRF
Features
• Uses 4Gb Micron die
• Two ranks (includes dual CS#, ODT, CKE, and ZQ
balls)
• Each rank has eight internal banks for concurrent
operation
• V
DD
= V
DDQ
= 1.35V (1.283–1.45V); backward com-
patible to V
DD
= V
DDQ
= 1.5V ±0.075V
• 1.35V center-terminated push/pull I/O
• JEDEC-standard ball-out
• Low-profile package
• T
C
of 0°C to 95°C
– 0°C to 85°C: 8192 refresh cycles in 64ms
– 85°C to 95°C: 8192 refresh cycles in 32ms
– Industrial temperature (IT) available (Rev. E)
Table 1: Key Timing Parameters
Speed Grade
-107
1
,
2
,
3
1
,
2
-107
-125
-15E
-187E
None
None
IT
:D/:E
Data Rate (MT/s)
1866
1600
1333
1066
Target
t
RCD-
t
RP-CL
13-13-13
11-11-11
9-9-9
7-7-7
t
RCD
(ns)
t
RP
(ns)
CL (ns)
13.91
13.75
13.5
13.1
13.91
13.75
13.5
13.1
13.91
13.75
13.5
13.1
-125
-15E
1
-187E
Notes:
1. Backward compatible to 1066, CL = 7 (-187E).
2. Backward compatible to 1333, CL = 9 (-15E).
3. Backward compatible to 1600, CL = 11 (-125).
PDF: 09005aef84787542
DDR3L_8Gb_x4_x8_2CS_TwinDie.pdf - Rev. F 05/13 EN
1
Products and specifications discussed herein are subject to change by Micron without notice.
Micron Technology, Inc. reserves the right to change products or specifications without notice.
©
2011 Micron Technology, Inc. All rights reserved.

MT41K1G8TRF-125:E Related Products

MT41K1G8TRF-125:E MT41K1G8TRF-107:E
Description DDR DRAM, 1GX8, 0.225ns, CMOS, PBGA78, 9.50 X 11.50 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-78 DDR DRAM, 1GX8, CMOS, PBGA78, 9.50 X 11.50 MM, 1.20 MM HEIGHT, LEAD FREE, FBGA-78
Is it Rohs certified? conform to conform to
Maker Micron Technology Micron Technology
package instruction TFBGA, BGA78,9X13,32 TFBGA,
Reach Compliance Code compliant compli
ECCN code EAR99 EAR99
access mode DUAL BANK PAGE BURST DUAL BANK PAGE BURST
Other features SELF REFRESH SELF REFRESH
JESD-30 code R-PBGA-B78 R-PBGA-B78
length 11.5 mm 11.5 mm
memory density 8589934592 bit 8589934592 bi
Memory IC Type DDR DRAM DDR DRAM
memory width 8 8
Number of functions 1 1
Number of ports 1 1
Number of terminals 78 78
word count 1073741824 words 1073741824 words
character code 1000000000 1000000000
Operating mode SYNCHRONOUS SYNCHRONOUS
organize 1GX8 1GX8
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TFBGA TFBGA
Package shape RECTANGULAR RECTANGULAR
Package form GRID ARRAY, THIN PROFILE, FINE PITCH GRID ARRAY, THIN PROFILE, FINE PITCH
Maximum seat height 1.2 mm 1.2 mm
self refresh YES YES
Maximum supply voltage (Vsup) 1.45 V 1.45 V
Minimum supply voltage (Vsup) 1.283 V 1.283 V
Nominal supply voltage (Vsup) 1.35 V 1.35 V
surface mount YES YES
technology CMOS CMOS
Terminal form BALL BALL
Terminal pitch 0.8 mm 0.8 mm
Terminal location BOTTOM BOTTOM
width 9.5 mm 9.5 mm
How to read the awesome USB Type-C press release!
[size=5][color=#ff0000]Event details >> [url=https://www.eeworld.com.cn/USB_Type-C/]How to understand the awesome USB Tybe-C press release! [/url][/color][/size] Event time: November 2nd - November 8t...
EEWORLD社区 Analogue and Mixed Signal
Confusion about learning simulation + CFA and VFA
[i=s]This post was last edited by dontium on 2015-1-23 11:41[/i] Learn this first, maybe it can help clear up your doubts: Blog post "[color=rgb(51, 51, 51)][size=2]Which is more suitable for your des...
sacq Analogue and Mixed Signal
Question~~Seeking solution
[i=s] This post was last edited by paulhyde on 2014-9-15 04:19 [/i] We have an IT Cup msp430 competition. Our group chose the topic of smart car before the competition, but everyone is unsure. I would...
小窝 Electronics Design Contest
MCU Learning
http://lizhiyuan.bokee.com/...
fighting MCU
[Synopsys IP Resources] Flexible interface IP solutions based on USB4 for edge AI
Consumers have become accustomed to smart devices equipped with the latest developments in artificial intelligence (AI). To expand the overall addressable market for devices, innovative device designe...
arui1999 Integrated technical exchanges
Can I use a universal charger to charge a 1.2V battery?
The universal charger is changed to charge 2 NiMH batteries of 1.2V. Many universal chargers are broken. The high voltage part is fine. I wonder if it can be changed to charge 2 batteries of 1.2V....
子乐 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2235  2580  774  1907  1599  46  52  16  39  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号